Datasheet
Table Of Contents
- FEATURES
- DESCRIPTION
- DEVICE INFORMATION
- ABSOLUTE MAXIMUM RATINGS
- DISSIPATION RATINGS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- OVERVIEW
- HARDWARE RESET
- DIGITAL CONTROL SERIAL INTERFACE
- I2C CONTROL INTERFACE
- DIGITAL AUDIO DATA SERIAL INTERFACE
- RIGHT JUSTIFIED MODE
- LEFT JUSTIFIED MODE
- I2S MODE
- DSP MODE
- TDM DATA TRANSFER
- AUDIO DATA CONVERTERS
- AUDIO CLOCK GENERATION
- STEREO AUDIO ADC
- AUTOMATIC GAIN CONTROL (AGC)
- STEREO AUDIO DAC
- DIGITAL AUDIO PROCESSING
- DIGITAL INTERPOLATION FILTER
- DELTA-SIGMA AUDIO DAC
- AUDIO DAC DIGITAL VOLUME CONTROL
- ANALOG OUTPUT COMMON-MODE ADJUSTMENT
- AUDIO DAC POWER CONTROL
- AUDIO ANALOG INPUTS
- ANALOG INPUT BYPASS PATH FUNCTIONALITY
- ADC PGA SIGNAL BYPASS PATH FUNCTIONALITY
- INPUT IMPEDANCE AND VCM CONTROL
- PASSIVE ANALOG BYPASS DURING POWER DOWN
- MICBIAS GENERATION
- ANALOG FULLY DIFFERENTIAL LINE OUTPUT DRIVERS
- ANALOG HIGH POWER OUTPUT DRIVERS
- SHORT CIRCUIT OUTPUT PROTECTION
- CONTROL REGISTERS
- Output Stage Volume Controls
TLV320AIC32
SLAS479C – AUGUST 2005 – REVISED DECEMBER 2008 .............................................................................................................................................
www.ti.com
Page 0 / Register 26: Left AGC Control Register A
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 Left AGC Enable
0: Left AGC is disabled
1: Left AGC is enabled
D6 – D4 R/W 000 Left AGC Target Gain
000: Left AGC target gain = – 5.5-dB
001: Left AGC target gain = – 8-dB
010: Left AGC target gain = – 10-dB
011: Left AGC target gain = – 12-dB
100: Left AGC target gain = – 14-dB
101: Left AGC target gain = – 17-dB
110: Left AGC target gain = – 20-dB
111: Left AGC target gain = – 24-dB
D3 – D2 R/W 00 Left AGC Attack Time
These time constants
(1)
will not be accurate when double rate audio mode is enabled.
00: Left AGC attack time = 8-msec
01: Left AGC attack time = 11-msec
10: Left AGC attack time = 16-msec
11: Left AGC attack time = 20-msec
D1 – D0 R/W 00 Left AGC Decay Time
These time constants
(1)
will not be accurate when double rate audio mode is enabled.
00: Left AGC decay time = 100-msec
01: Left AGC decay time = 200-msec
10: Left AGC decay time = 400-msec
11: Left AGC decay time = 500-msec
(1) Time constants are valid when DRA is not enabled. The values would change if DRA is enabled.
Page 0 / Register 27: Left AGC Control Register B
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D1 R/W 1111111 Left AGC Maximum Gain Allowed
0000000: Maximum gain = 0.0-dB
0000001: Maximum gain = 0.5-dB
0000010: Maximum gain = 1.0-dB
…
1110110: Maximum gain = 59.0-dB
1110111 – 111111: Maximum gain = 59.5-dB
D0 R/W 0 Reserved. Write only zero to this register bit.
Page 0 / Register 28: Left AGC Control Register C
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D6 R/W 00 Noise Gate Hysteresis Level Control
00: Hysteresis is disabled
01: Hysteresis = 1-dB
10: Hysteresis = 2-dB
11: Hysteresis = 4-dB
D5 – D1 R/W 00000 Left AGC Noise Threshold Control
00000: Left AGC Noise/Silence Detection disabled
00001: Left AGC noise threshold = – 30-dB
00010: Left AGC noise threshold = – 32-dB
00011: Left AGC noise threshold = – 34-dB
…
11101: Left AGC noise threshold = – 86-dB
11110: Left AGC noise threshold = – 88-dB
11111: Left AGC noise threshold = – 90-dB
D0 R/W 0 Left AGC Clip Stepping Control
0: Left AGC clip stepping disabled
1: Left AGC clip stepping enabled
48 Submit Documentation Feedback Copyright © 2005 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC32