Datasheet

TLV320AIC3256
www.ti.com
SLOS630B DECEMBER 2010REVISED JANUARY 2013
Multifunction Pins
Table 8 shows the possible allocation of pins for specific functions. The PLL input, for example, can be
programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).
Table 8. Multifunction Pin Assignments
1 2 3 4 5 6 7 8
Pin Function MCLK BCLK WCLK DIN DOUT DMDIN/ DMCLK/ GPIO
MFP1 MFP2 MFP3/ MFP4/ MFP5
SCLK MISO
A PLL Input S
(1)
S
(2)
E S
(3)
B Codec Clock Input S
(1)
,D
(4)
S
(2)
S
(3)
C I
2
S BCLK input S,D
D I
2
S BCLK output E
(5)
E I
2
S WCLK input E, D
F I
2
S WCLK output E
G I
2
S ADC word clock input E E
H I
2
S ADC WCLK out E E
I I
2
S DIN E, D
J I
2
S DOUT E, D
K General Purpose Output I E
K General Purpose Output II E
K General Purpose Output III E
L General Purpose Input I E
L General Purpose Input II E
L General Purpose Input III E
M INT1 output E E E
N INT2 output E E E
Q Secondary I
2
S BCLK input E E
R Secondary I
2
S WCLK in E E
S Secondary I
2
S DIN E E
T Secondary I
2
S DOUT E
U Secondary I
2
S BCLK OUT E E E
V Secondary I
2
S WCLK OUT E E E
X Aux Clock Output E E E
(1) S
(1)
: The MCLK pin can drive the PLL and Codec Clock inputs simultaneously.
(2) S
(2)
: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs simultaneously.
(3) S
(3)
: The GPIO/MFP5 pin can drive the PLL and Codec Clock inputs simultaneously.
(4) D: Default Function
(5) E: The pin is exclusively used for this function, no other function can be implemented with the same pin. (If GPIO/MFP5 has been
allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)
Analog Pins
Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are
powered down by default. The blocks can be powered up with fine granularity according to the application needs.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Links: TLV320AIC3256