Datasheet

TLV320AIC31
www.ti.com ............................................................................................................................................. SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008
Page 0 / Register 66: Reserved Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0000000 Reserved. Write only '0000000' to this register.
Page 0 / Register 67: PGA_L to HPRCOM Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_L Output Routing Control
0: PGA_L is not routed to HPRCOM
1: PGA_L is routed to HPRCOM
D6-D0 R/W 0000000 PGA_L to HPRCOM Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5 .
Page 0 / Register 68: DAC_L1 to HPRCOM Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_L1 Output Routing Control
0: DAC_L1 is not routed to HPRCOM
1: DAC_L1 is routed to HPRCOM
D6-D0 R/W 0000000 DAC_L1 to HPRCOM Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5 .
Page 0 / Register 69: Reserved Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0000000 Reserved. Write only '0000000' to this register.
Page 0 / Register 70: PGA_R to HPRCOM Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_R Output Routing Control
0: PGA_R is not routed to HPRCOM
1: PGA_R is routed to HPRCOM
D6-D0 R/W 0000000 PGA_R to HPRCOM Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5 .
Page 0 / Register 71: DAC_R1 to HPRCOM Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_R1 Output Routing Control
0: DAC_R1 is not routed to HPRCOM
1: DAC_R1 is routed to HPRCOM
D6-D0 R/W 0000000 DAC_R1 to HPRCOM Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5 .
Copyright © 2006 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 61
Product Folder Link(s): TLV320AIC31