Datasheet
TLV320AIC31
SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008 .............................................................................................................................................
www.ti.com
Page 0 / Register 41: DAC Output Switching Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D6 R/W 00 Left DAC Output Switching Control
00: Left DAC output selects DAC_L1 path
01: Left DAC output selects DAC_L3 path to left line output driver
10: Left DAC output selects DAC_L2 path to left high-power output drivers
(1)
11: Reserved. Do not write this sequence to these register bits.
D5 – D4 R/W 00 Right DAC Output Switching Control
00: Right DAC output selects DAC_R1 path
01: Right DAC output selects DAC_R3 path to right line output driver
10: Right DAC output selects DAC_R2 path to right high-power output drivers
(1)
11: Reserved. Do not write this sequence to these register bits.
D3 – D2 R/W 00 Reserved. Write only '0's to these bits.
D1 – D0 R/W 00 DAC Digital Volume Control Functionality
00: Left and right DAC channels have independent volume controls
01: Left DAC volume follows the right channel control register
10: Right DAC volume follows the left channel control register
11: Left and right DAC channels have independent volume controls (same as 00)
(1) When using the DAC direct paths (DAC_L2 and DAC_R2), the signal will be gained up by a factor of – 1 dB.
Page 0 / Register 42: Output Driver Pop Reduction Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D4 R/W 0000 Output Driver Power-On Delay Control
0000: Driver power-on time = 0- µ sec
0001: Driver power-on time = 10- µ sec
0010: Driver power-on time = 100- µ sec
0011: Driver power-on time = 1-msec
0100: Driver power-on time = 10-msec
0101: Driver power-on time = 50-msec
0110: Driver power-on time = 100-msec
0111: Driver power-on time = 200-msec
1000: Driver power-on time = 400-msec
1001: Driver power-on time = 800-msec
1010: Driver power-on time = 2-sec
1011: Driver power-on time = 4-sec
1100 – 1111: Reserved. Do not write these sequences to these register bits.
D3-D2 R/W 00 Driver Ramp-up Step Timing Control
00: Driver ramp-up step time = 0-msec
01: Driver ramp-up step time = 1-msec
10: Driver ramp-up step time = 2-msec
11: Driver ramp-up step time = 4-msec
D1 R/W 0 Weak Output Common-mode Voltage Control
0: Weakly driven output common-mode voltage is generated from bandgap reference
1: Weakly driven output common-mode voltage is generated from resistor divider off the AVDD
supply
D0 R/W 0 Reserved. Write only '0' to this register bit.
54 Submit Documentation Feedback Copyright © 2006 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC31