Datasheet
TLV320AIC31
SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008 .............................................................................................................................................
www.ti.com
Page 0 / Register 4: PLL Programming Register B
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D2 R/W 000001 PLL J Value
000000: Reserved, do not write this sequence
000001: J = 1
000010: J = 2
000011: J = 3
…
111110: J = 62
111111: J = 63
D1 – D0 R/W 00 Reserved; write only '0' to these bits
Page 0 / Register 5: PLL Programming Register C
(1)
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 00000000 PLL D value. Eight most significant bits of a 14-bit unsigned integer valid values for D are from 0
to 9999, represented by a 14-bit integer located in Page-0/Reg-5-6. Values should not be written
into these registers that would result in a D value outside the valid range.
(1) Note that whenever the D value is changed, Register 5 should be written, immediately followed by Register 6. Even if only the MSB or
LSB of the value changes, both registers should be written.
Page 0 / Register 6: PLL Programming Register D
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D2 R/W 000000 PLL D value. Six least significant bits of a 14-bit unsigned integer valid values for D are from 0 to
9999, represented by a 14-bit integer located in Page-0/Reg-5-6. Values should not be written
into these registers that would result in a D value outside the valid range.
D1-D0 R 00 Reserved; write only '0' to these bits.
Page 0 / Register 7: Codec Datapath Setup Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 F
Sref
setting
This register setting controls timers related to the AGC time constants.
0: F
Sref
= 48 kHz
1: F
Sref
= 44.1 kHz
D6 R/W 0 ADC Dual rate control
0: ADC dual rate mode is disabled
1: ADC dual rate mode is enabled
Note: ADC Dual Rate Mode must match DAC Dual Rate Mode
D5 R/W 0 DAC Dual Rate Control
0: DAC dual rate mode is disabled
1: DAC dual rate mode is enabled
D4 – D3 R/W 00 Left DAC Datapath Control
00: Left DAC datapath is off (muted)
01: Left DAC datapath plays left channel input data
10: Left DAC datapath plays right channel input data
11: Left DAC datapath plays mono mix of left and right channel input data
D2 – D1 R/W 00 Right DAC Datapath Control
00: Right DAC datapath is off (muted)
01: Right DAC datapath plays right channel input data
10: Right DAC datapath plays left channel input data
11: Right DAC datapath plays mono mix of left and right channel input data
D0 R/W 0 Reserved. Only write '0' to this register.
40 Submit Documentation Feedback Copyright © 2006 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC31