Datasheet

TLV320AIC3120
SLAS653A –FEBRUARY 2010–REVISED MAY 2012 www.ti.com
Page 0 / Register 68 (0x44): DRC Control 1
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 Reserved. Write only the reset value to these bits.
D6 R/W 1 0: DRC disabled
1: DRC enabled
D5 R/W 1 Reserved. Write only reset value.
D4–D2 R/W 011 000: DRC threshold = –3 dB
001: DRC threshold = –6 dB
010: DRC threshold = –9 dB
011: DRC threshold = –12 dB
100: DRC threshold = –15 dB
101: DRC threshold = –18 dB
110: DRC threshold = –21 dB
111: DRC threshold = –24 dB
D1–D0 R/W 11 00: DRC hysteresis = 0 dB
01: DRC hysteresis = 1 dB
10: DRC hysteresis = 2 dB
11: DRC hysteresis = 3 dB
Page 0 / Register 69 (0x45): DRC Control 2
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R 0 Reserved. Write only the reset value to this bit.
D6–D3 R/W 0111 DRC Hold Programmability
0000: DRC hold disabled
0001:DRC hold time = 32 DAC word clocks
0010: DRC hold time = 64 DAC word clocks
0011: DRC hold time = 128 DAC word clocks
0100: DRC hold time = 256 DAC word clocks
0101: DRC hold time = 512 DAC word clocks
...
1110: DRC hold time = 4 × 32,768 DAC word clocks
1111: DRC hold time = 5 × 32,768 DAC word clocks
D2–D0 R 000 Reserved. Write only the reset value to these bits.
Page 0 / Register 70 (0x46): DRC Control 3
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7–D4 R/W 0000 0000: DRC attack rate = 4 dB per DAC word clock
0001: DRC attack rate = 2 dB per DAC word clock
0010: DRC attack rate = 1 dB per DAC word clock
...
1110: DRC attack rate = 2.4414e–5 dB per DAC word clock
1111: DRC attack rate = 1.2207e–5 dB per DAC word clock
D3–D0 R/W 0000 0000: DRC decay rate = 1.5625e–2 dB per DAC word clock
0001: DRC decay rate = 7.8125e–3 dB per DAC word clock
0010: DRC decay rate = 3.9062e–3 dB per DAC word clock
...
1110: DRC decay rate = 9.5367e–7 dB per DAC word clock
1111: DRC decay rate = 4.7683e–7 dB per DAC word clock
96 REGISTER MAP Copyright © 2010–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLV320AIC3120