Datasheet
TLV320AIC3110
SLAS647B –DECEMBER 2009–REVISED MAY 2012
www.ti.com
Page 0 / Register 46 (0x2E): Interrupt Flags – DAC
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R 0 0: No short circuit detected at HPL/left class-D driver
1: Short circuit detected at HPL/left class-D driver
D6 R 0 0: No short circuit detected at HPR/right class-D driver
1: Short circuit detected at HPR/right class-D driver
D5 R X 0: No headset button pressed
1: Headset button pressed
D4 R X 0: Headset removal detected
1: Headset insertion detected
D3 R 0 0: Left DAC signal power is below signal threshold of DRC.
1: Left DAC signal power is above signal threshold of DRC.
D2 R 0 0: Right DAC signal power is below signal threshold of DRC.
1: Right DAC signal power is above signal threshold of DRC.
D1–D0 R 00 Reserved.
Page 0 / Register 47 (0x2F): Interrupt Flags – ADC
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 Reserved
D6 R 0 0: Delta-sigma mono ADC signal power greater than noise threshold for left AGC
1: Delta-sigma mono ADC signal power less than noise threshold for left AGC
D5 R/W 0 Reserved
D4–D3 R 00 Reserved.
D2 R 0 0: DC measurement using Delta Sigma Audio ADC is not available
1: DC measurement using Delta Sigma Audio ADC is not available
D1–D0 R/W 00 Reserved. Write only zeros to these bits.
Page 0 / Register 48 (0x30): INT1 Control Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 0: Headset-insertion detect interrupt is not used in the generation of INT1 interrupt.
1: Headset-insertion detect interrupt is used in the generation of INT1 interrupt.
D6 R/W 0 0: Button-press detect interrupt is not used in the generation of INT1 interrupt.
1: Button-press detect interrupt is used in the generation of INT1 interrupt.
D5 R/W 0 0: DAC DRC signal-power interrupt is not used in the generation of INT1 interrupt.
1: DAC DRC signal-power interrupt is used in the generation of INT1 interrupt.
D4 R/W 0 0: ADC AGC noise interrupt is not used in the generation of INT1 interrupt.
1: ADC AGC noise interrupt is used in the generation of INT1 interrupt.
D3 R/W 0 0: Short-circuit interrupt is not used in the generation of INT1 interrupt.
1: Short-circuit interrupt is used in the generation of INT1 interrupt.
D2 R 0 Reserved. Write only zero.
D1 R/W 0 0: DC measurement using Delta Sigma Audio ADC data-available interrupt is not used in the generation
of INT1 interrupt
1: DC measurement using Delta Sigma Audio ADC data-available interrupt is used in the generation of
INT1 interrupt
D0 R/W 0 0: INT1 is only one pulse (active-high) of typical 2-ms duration.
1: INT1 is multiple pulses (active-high) of typical 2-ms duration and 4-ms period, until flag registers 44
and 45 are read by the user.
90 REGISTER MAP Copyright © 2009–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLV320AIC3110