Datasheet

MIC2RM/LINE2RM
MIC2RP /LINE2RP
LINE2RP
LINE2RM
MIC1RM/LINE1RM
MIC1RP /LINE1RP
LINE1RP
LINE1RM
MIC1LM/LINE1LM
MIC1LP /LINE1LP
LINE1LP
LINE1LM
MIC2LM/LINE2LM
MIC2LP /LINE2LP
LINE2LP
LINE2LM
LINE1LP
LINE2LM
LINE2LP
LINE1LM
SW-L0
SW-L3
SW-L1
SW-L2
SW-L4
SW-L5
LINE1RP
LINE2RM
LINE2RP
LINE1RM
SW-R0
SW-R3
SW-R1
SW-R2
SW-R4
SW-R5
RIGHT_LOP
RIGHT_LOM
LEFT_LOP
LEFT_LOM
MICBIAS GENERATION
DIGITAL MICROPHONE CONNECTIVITY
TLV320AIC3106
SLAS509E – DECEMBER 2006 – REVISED DECEMBER 2008 ........................................................................................................................................ www.ti.com
Figure 33. Passive Analog Bypass Mode Configuration
The TLV320AIC3106 includes a programmable microphone bias output voltage (MICBIAS), capable of providing
output voltages of 2.0 V or 2.5 V (both derived from the on-chip bandgap voltage) with 4-mA output current drive.
In addition, the MICBIAS may be programmed to be switched to AVDD directly through an on-chip switch, or it
can be powered down completely when not needed, for power savings. This function is controlled by register
programming in Page-0/Reg-25.
The TLV320AIC3106 includes support for connection of a digital microphone to the device by routing the digital
signal directly into the ADC digital decimation filter, where it is filtered, downsampled, and provided to the host
processor over the audio data serial bus.
When digital microphone mode is enabled, the TLV320AIC3106 provides an oversampling clock output for use
by the digital microphone to transmit its data. The TLV320AIC3106 includes the capability to latch the data on
either the rising, falling, or both edges of this supplied clock, enabling support for stereo digital microphones.
In this mode, the oversampling ratio of the digital mic modulator can be programmed as 128, 64 or 32 times the
ADC sample rate, ADCFS. The GPIO1 pin will output the serial oversampling clock at the programmed rate.
TLV320AIC3106 latches the data input on GPIO2 as the Left and Right channel digital microphone data. For the
Left channel input, GPIO2 will be sampled on the rising edge of the clock, and for the Right channel input,
GPIO2 will be sampled on the falling edge of the clock. If a single digital mic channel is needed then the
corresponding ADC channel should be powered up, and the unused channel should be powered down. When
digital microphone mode is enabled, neither ADC can be used for digitizing analog inputs.
Configuring the digital microphone configuration set up is done by writing to Page 0, Register 107, bits D5-D4,
and Register 25, bits D5-D4.
42 Submit Documentation Feedback Copyright © 2006 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC3106