Datasheet
TLV320AIC3104
www.ti.com
SLAS510C –FEBRUARY 2007–REVISED DECEMBER 2010
Table 39. Page 0/Register 64: DAC_R1 to HPROUT Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_R1 Output Routing Control
0: DAC_R1 is not routed to HPROUT.
1: DAC_R1 is routed to HPROUT.
D6–D0 R/W 000 0000 DAC_R1 to HPROUT Analog Volume Control
For 7-bit register settings versus analog gain values, see Table 19.
Table 40. Page 0/Register 65: HPROUT Output Level Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7–D4 R/W 0000 HPROUT Output Level Control
0000: Output level control = 0 dB
0001: Output level control = 1 dB
0010: Output level control = 2 dB
...
1000: Output level control = 8 dB
1001: Output level control = 9 dB
1010–1111: Reserved. Do not write these sequences to these register bits.
D3 R/W 0 HPROUT Mute
0: HPROUT is muted.
1: HPROUT is not muted.
D2 R/W 1 HPROUT Power-Down Drive Control
0: HPROUT is weakly driven to a common mode when powered down.
1: HPROUT is high-impedance when powered down.
D1 R 1 HPROUT Volume Control Status
0: All programmed gains to HPROUT have been applied.
1: Not all programmed gains to HPROUT have been applied yet.
D0 R/W 0 HPROUT Power Control
0: HPROUT is not fully powered up.
1: HPROUT is fully powered up.
Table 41. Page 0/Register 66: Reserved Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7–D0 R/W 0000 0000 Reserved. Do not write to this register.
Table 42. Page 0/Register 67: PGA_L to HPRCOM Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_L Output Routing Control
0: PGA_L is not routed to HPRCOM.
1: PGA_L is routed to HPRCOM.
D6–D0 R/W 000 0000 PGA_L to HPRCOM Analog Volume Control
For 7-bit register settings versus analog gain values, see Table 19.
Table 43. Page 0/Register 68: DAC_L1 to HPRCOM Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_L1 Output Routing Control
0: DAC_L1 is not routed to HPRCOM.
1: DAC_L1 is routed to HPRCOM.
D6–D0 R/W 000 0000 DAC_L1 to HPRCOM Analog Volume Control
For 7-bit register settings versus analog gain values, see Table 19.
Table 44. Page 0/Register 69: Reserved Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7–D0 R/W 0000 0000 Reserved. Do not write to this register.
Copyright © 2007–2010, Texas Instruments Incorporated Submit Documentation Feedback 65
Product Folder Links: TLV320AIC3104