Datasheet

TLV320AIC3104
SLAS510C –FEBRUARY 2007–REVISED DECEMBER 2010 www.ti.com
Table 8. Page 0/Register 34: Left-AGC Noise Gate Debounce Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7–D3 R/W 0000 0 Left-AGC Noise Detection Debounce Control
These times
(1)
are not accurate when double-rate audio mode is enabled.
0000 0: Debounce = 0 ms
0000 1: Debounce = 0.5 ms
0001 0: Debounce = 1 ms
0001 1: Debounce = 2 ms
0010 0: Debounce = 4 ms
0010 1: Debounce = 8 ms
0011 0: Debounce = 16 ms
0011 1: Debounce = 32 ms
0100 0: Debounce = 64 × 1 = 64 ms
0100 1: Debounce = 64 × 2 = 128 ms
0101 0: Debounce = 64 × 3 = 192 ms
…
1111 0: Debounce = 64 × 23 = 1,472 ms
1111 1: Debounce = 64 × 24 = 1,536 ms
D2–D0 R/W 000 Left-AGC Signal Detection Debounce Control
These times
(1)
are not accurate when double-rate audio mode is enabled.
000: Debounce = 0 ms
001: Debounce = 0.5 ms
010: Debounce = 1 ms
011: Debounce = 2 ms
100: Debounce = 4 ms
101: Debounce = 8 ms
110: Debounce = 16 ms
111: Debounce = 32 ms
(1) Time constants are valid when DRA is not enabled. The values change when DRA is enabled.
Table 9. Page 0/Register 35: Right-AGC Noise Gate Debounce Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7–D3 R/W 0000 0 Right-AGC Noise Detection Debounce Control
These times
(1)
are not accurate when double-rate audio mode is enabled.
00000: Debounce = 0 ms
00001: Debounce = 0.5 ms
00010: Debounce = 1 ms
00011: Debounce = 2 ms
00100: Debounce = 4 ms
00101: Debounce = 8 ms
00110: Debounce = 16 ms
00111: Debounce = 32 ms
01000: Debounce = 64 × 1 = 64 ms
01001: Debounce = 64 × 2 = 128 ms
01010: Debounce = 64 × 3 = 192 ms
…
11110: Debounce = 64 × 23 = 1,472 ms
11111: Debounce = 64 × 24 = 1,536 ms
D2–D0 R/W 000 Right-AGC Signal Detection Debounce Control
These times
(1)
are not accurate when double-rate audio mode is enabled.
000: Debounce = 0 ms
001: Debounce = 0.5 ms
010: Debounce = 1 ms
011: Debounce = 2 ms
100: Debounce = 4 ms
101: Debounce = 8 ms
110: Debounce = 16 ms
111: Debounce = 32 ms
(1) Time constants are valid when DRA is not enabled. The values change when DRA is enabled.
56 Submit Documentation Feedback Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Links: TLV320AIC3104