Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- DESCRIPTION (Continued)
- PIN ASSIGNMENTS
- ABSOLUTE MAXIMUM RATINGS
- PACKAGE THERMAL RATINGS
- SYSTEM THERMAL CHARACTERISTICS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- OVERVIEW
- HARDWARE RESET
- DIGITAL CONTROL SERIAL INTERFACE
- I2C CONTROL INTERFACE
- I2C BUS DEBUG IN A GLITCHED SYSTEM
- DIGITAL AUDIO DATA SERIAL INTERFACE
- RIGHT-JUSTIFIED MODE
- LEFT-JUSTIFIED MODE
- I2S MODE
- DSP MODE
- TDM DATA TRANSFER
- AUDIO DATA CONVERTERS
- AUDIO CLOCK GENERATION
- STEREO AUDIO ADC
- DIGITAL AUDIO PROCESSING FOR RECORD PATH
- AUTOMATIC GAIN CONTROL (AGC)
- STEREO AUDIO DAC
- DIGITAL AUDIO PROCESSING FOR PLAYBACK
- DIGITAL INTERPOLATION FILTER
- DELTA-SIGMA AUDIO DAC
- AUDIO DAC DIGITAL VOLUME CONTROL
- INCREASING DAC DYNAMIC RANGE
- ANALOG OUTPUT COMMON-MODE ADJUSTMENT
- AUDIO DAC POWER CONTROL
- AUDIO ANALOG INPUTS
- ANALOG INPUT BYPASS PATH FUNCTIONALITY
- ADC PGA SIGNAL BYPASS PATH FUNCTIONALITY
- INPUT IMPEDANCE AND VCM CONTROL
- MICBIAS GENERATION
- PASSIVE ANALOG BYPASS DURING POWER DOWN
- ANALOG FULLY DIFFERENTIAL LINE OUTPUT DRIVERS
- ANALOG HIGH-POWER OUTPUT DRIVERS
- SHORT-CIRCUIT OUTPUT PROTECTION
- JACK/HEADSET DETECTION
- CONTROL REGISTERS
- Output Stage Volume Controls
TLV320AIC3101
www.ti.com
........................................................................................................................................ SLAS520D – FEBRUARY 2007 – REVISED DECEMBER 2008
Page 0/Register 36: ADC Flag Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R 0 Left-ADC PGA Status
0: Applied gain and programmed gain are not the same.
1: Applied gain = programmed gain
D6 R 0 Left-ADC Power Status
0: Left ADC is in a power-down state.
1: Left ADC is in a power-up state.
D5 R 0 Left-AGC Signal Detection Status
0: Signal power is greater than or equal to noise threshold.
1: Signal power is less than noise threshold.
D4 R 0 Left-AGC Saturation Flag
0: Left AGC is not saturated.
1: Left-AGC gain applied = maximum allowed gain for left AGC
D3 R 0 Right-ADC PGA Status
0: Applied gain and programmed gain are not the same.
1: Applied gain = programmed gain
D2 R 0 Right-ADC Power Status
0: Right ADC is in a power-down state.
1: Right ADC is in a power-up state.
D1 R 0 Right-AGC Signal Detection Status
0: Signal power is greater than or equal to noise threshold.
1: Signal power is less than noise threshold.
D0 R 0 Right-AGC Saturation Flag
0: Right AGC is not saturated.
1: Right-AGC gain applied = maximum allowed gain for right AGC
Page 0/Register 37: DAC Power and Output Driver Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 Left-DAC Power Control
0: Left DAC is not powered up.
1: Left DAC is powered up.
D6 R/W 0 Right-DAC Power Control
0: Right DAC is not powered up.
1: Right DAC is powered up.
D5 – D4 R/W 00 HPLCOM Output Driver Configuration Control
00: HPLCOM is configured as differential of HPLOUT.
01: HPLCOM is configured as constant VCM output.
10: HPLCOM is configured as independent single-ended output.
11: Reserved. Do not write this sequence.
D3 – D0 R 000 Reserved. Write only zeros to these bits.
Copyright © 2007 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 61
Product Folder Link(s): TLV320AIC3101