Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- DESCRIPTION (Continued)
- PIN ASSIGNMENTS
- ABSOLUTE MAXIMUM RATINGS
- PACKAGE THERMAL RATINGS
- SYSTEM THERMAL CHARACTERISTICS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- OVERVIEW
- HARDWARE RESET
- DIGITAL CONTROL SERIAL INTERFACE
- I2C CONTROL INTERFACE
- I2C BUS DEBUG IN A GLITCHED SYSTEM
- DIGITAL AUDIO DATA SERIAL INTERFACE
- RIGHT-JUSTIFIED MODE
- LEFT-JUSTIFIED MODE
- I2S MODE
- DSP MODE
- TDM DATA TRANSFER
- AUDIO DATA CONVERTERS
- AUDIO CLOCK GENERATION
- STEREO AUDIO ADC
- DIGITAL AUDIO PROCESSING FOR RECORD PATH
- AUTOMATIC GAIN CONTROL (AGC)
- STEREO AUDIO DAC
- DIGITAL AUDIO PROCESSING FOR PLAYBACK
- DIGITAL INTERPOLATION FILTER
- DELTA-SIGMA AUDIO DAC
- AUDIO DAC DIGITAL VOLUME CONTROL
- INCREASING DAC DYNAMIC RANGE
- ANALOG OUTPUT COMMON-MODE ADJUSTMENT
- AUDIO DAC POWER CONTROL
- AUDIO ANALOG INPUTS
- ANALOG INPUT BYPASS PATH FUNCTIONALITY
- ADC PGA SIGNAL BYPASS PATH FUNCTIONALITY
- INPUT IMPEDANCE AND VCM CONTROL
- MICBIAS GENERATION
- PASSIVE ANALOG BYPASS DURING POWER DOWN
- ANALOG FULLY DIFFERENTIAL LINE OUTPUT DRIVERS
- ANALOG HIGH-POWER OUTPUT DRIVERS
- SHORT-CIRCUIT OUTPUT PROTECTION
- JACK/HEADSET DETECTION
- CONTROL REGISTERS
- Output Stage Volume Controls

TLV320AIC3101
www.ti.com
........................................................................................................................................ SLAS520D – FEBRUARY 2007 – REVISED DECEMBER 2008
Page 0/Register 31: Right-AGC Control Register C
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D6 R/W 00 Noise Gate Hysteresis Level Control
00: Hysteresis = 1 dB
01: Hysteresis = 2 dB
10: Hysteresis = 3 dB
11: Hysteresis is disabled.
D5 – D1 R/W 00 000 Right-AGC Noise Threshold Control
00 000: Right-AGC noise/silence detection disabled
00 001: Right-AGC noise threshold = – 30 dB
00 010: Right-AGC noise threshold = – 32 dB
00 011: Right-AGC noise threshold = – 34 dB
…
11 101: Right-AGC noise threshold = – 86 dB
11 110: Right-AGC noise threshold = – 88 dB
11 111: Right-AGC noise threshold = – 90 dB
D0 R/W 0 Right-AGC Clip Stepping Control
0: Right-AGC clip stepping is disabled.
1: Right-AGC clip stepping is enabled.
Page 0/Register 32: Left-AGC Gain Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D0 R 0000 0000 Left-Channel Gain Applied by AGC Algorithm
1110 1000: Gain = – 12.0-dB
1110 1001: Gain = – 11.5-dB
1110 1010: Gain = – 11.0-dB
…
0000 0000: Gain = 0.0-dB
0000 0001: Gain = +0.5-dB
…
0111 0110: Gain = +59.0-dB
0111 0111: Gain = +59.5-dB
Page 0/Register 33: Right-AGC Gain Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D0 R 0000 0000 Right-Channel Gain Applied by AGC Algorithm
1110 1000: Gain = – 12.0-dB
1110 1001: Gain = – 11.5-dB
1110 1010: Gain = – 11.0-dB
…
0000 0000: Gain = 0.0-dB
0000 0001: Gain = +0.5-dB
…
0111 0110: Gain = +59.0-dB
0111 0111: Gain = +59.5-dB
Copyright © 2007 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 59
Product Folder Link(s): TLV320AIC3101