Datasheet

TLV320AIC3007
SLOS619 – APRIL 2009 ..................................................................................................................................................................................................... www.ti.com
Page 0 / Register 91: PGA_R to RIGHT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_R Output Routing Control
0: PGA_R is not routed to RIGHT_LOP
1: PGA_R is routed to RIGHT_LOP
D6-D0 R/W 0000000 PGA_R to RIGHT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
Page 0 / Register 92: DAC_R1 to RIGHT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_R1 Output Routing Control
0: DAC_R1 is not routed to RIGHT_LOP
1: DAC_R1 is routed to RIGHT_LOP
D6-D0 R/W 0000000 DAC_R1 to RIGHT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
Page 0 / Register 93: RIGHT_LOP Output Level Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D4 R/W 0000 RIGHT_LOP Output Level Control
0000: Output level control = 0 dB
0001: Output level control = 1 dB
0010: Output level control = 2 dB
...
1000: Output level control = 8 dB
1001: Output level control = 9 dB
1010 – 1111: Reserved. Do not write these sequences to these register bits.
D3 R/W 0 RIGHT_LOP Mute
0: RIGHT_LOP is muted
1: RIGHT_LOP is not muted
D2 R 0 Reserved. Don ’ t write to this register bit.
D1 R 1 RIGHT_LOP Volume Control Status
0: All programmed gains to RIGHT_LOP have been applied
1: Not all programmed gains to RIGHT_LOP have been applied yet
D0 R 0 RIGHT_LOP Power Status
0: RIGHT_LOP is not fully powered up
1: RIGHT_LOP is fully powered up
74 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s) :TLV320AIC3007