Datasheet

TLV320AIC3007
SLOS619 APRIL 2009 .....................................................................................................................................................................................................
www.ti.com
Page 0 / Register 81: PGA_L to LEFT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_L Output Routing Control
0: PGA_L is not routed to LEFT_LOP
1: PGA_L is routed to LEFT_LOP
D6-D0 R/W 0000000 PGA_L to LEFT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
Page 0 / Register 82: DAC_L1 to LEFT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_L1 Output Routing Control
0: DAC_L1 is not routed to LEFT_LOP
1: DAC_L1 is routed to LEFT_LOP
D6-D0 R/W 0000000 DAC_L1 to LEFT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
Page 0 / Register 83: LINE2R to LEFT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 LINE2R Output Routing Control
0: LINE2R is not routed to LEFT_LOP
1: LINE2R is routed to LEFT_LOP
D6-D0 R/W 0000000 LINE2R to LEFT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
Page 0 / Register 84: PGA_R to LEFT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_R Output Routing Control
0: PGA_R is not routed to LEFT_LOP
1: PGA_R is routed to LEFT_LOP
D6-D0 R/W 0000000 PGA_R to LEFT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
Page 0 / Register 85: DAC_R1 to LEFT_LOP Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_R1 Output Routing Control
0: DAC_R1 is not routed to LEFT_LOP
1: DAC_R1 is routed to LEFT_LOP
D6-D0 R/W 0000000 DAC_R1 to LEFT_LOP Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 5
72 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s) :TLV320AIC3007