Datasheet

www.ti.com
TIMING REQUIREMENTS
t
h1
2.4 V
MCLK
RESET
2.4 V
t
su1
2.4 V
t
wL
t
wH
t
d1
t
d2
t
d1
t
d2
t
en
t
d3
t
dis
t
su2
t
h2
D15
D15
SCLK
FS
FSD
DOUT
DIN
TLV320AIC20, TLV320AIC21
TLV320AIC24, TLV320AIC25
TLV320AIC20K, TLV320AIC24K
SLAS363D – MARCH 2002 – REVISED APRIL 2005
Figure 1. Hardware Reset Timing
Figure 2. Serial Communication Timing
TEST CONDITIONS MIN TYP MAX UNIT
t
wH
Pulse duration, MCLK high 5
t
wL
Pulse duration, MCLK low 5
t
su1
Setup time, RESET, before MCLK high (see Figure 1 ) 3
t
h1
Hold time, RESET, after MCLK high (see Figure 1 ) 2
t
d1
Delay time, SCLK ↑ to FS/FSD ↓ C
L
= 20 pF 5 ns
t
d2
Delay time, SCLK ↑ to FS/FSD ↑ 5
t
d3
Delay time, SCLK ↑ to DOUT 15
t
en
Enable time, SCLK ↑ to DOUT 15
t
dis
Disable time, SCLK ↑ to DOUT 15
t
su2
Setup time, DIN, before SCLK ↓ 10
t
h2
Hold time, DIN, after SCLK ↓ 10
14