Datasheet

TLV320AIC1110
SLAS359 – DECEMBER 2001
31
www.ti.com
PRINCIPLES OF OPERATION
I
2
C-bus protocols (continued)
Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data
bytes, transferred between the start and stop conditions, is determined by the master device (microprocessor).
When addressed, the PCM codec generates an acknowledge after the reception of each byte. The master
device must generate an extra clock pulse that is associated with this acknowledge bit.
The PCM codec must pull down the SDA line during the acknowledge clock pulse so that the SDA line is at stable
low state during the high period of the acknowledge related clock pulse. Setup and hold times must be taken
into account. During read operations, the master device must signal an end of data to the slave by not generating
an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave (PCM codec) must
leave the data line high to enable the master device to generate the stop condition.
clock frequencies and sample rates
A fixed PCMSYN rate of 8 kHz determines the sampling rate.
register map addressing
REG
BITS
REG
07 06 05 04 03 02 01 00
Power control 00 Sidetone En TXEn RX TX En MICSEL BIASEn RXEn
EAROUT
Sel
PWRUP
Mode control 01 Comp Sel TMEn PCMLB Comp En BUZZEn RXFLTR En
TXFLTR
En
TXSLOPE En
TXPGA 02 X TP3 TP2 TP1 TP0 ST2 ST1 ST0
RXPGA 03 RP3 RP2 RP1 RP0 RV3 RV2 RV1 RV0
High DTMF 04
HIFREQ
Sel7
HIFREQ
Sel6
HIFREQ
Sel5
HIFREQ
Sel4
HIFREQ
Sel3
HIFREQ
Sel2
HIFREQ
Sel1
HIFREQ Sel0
Low DTMF 05
LOFREQ
Sel7
LOFREQ
Sel6
LOFREQ
Sel5
LOFREQ
Sel4
LOFREQ
Sel3
LOFREQ
Sel2
LOFREQ
Sel1
LOFREQ
Sel0
AUX 06
MCLK
Detect
RXPGA2
†
DTMFH1 DTMFH0 DTML1 DTMFL0 AMVX MCLK sel
†
For voice mode only
register power-up defaults
REG
BITS
REG
07 06 05 04 03 02 01 00
Power control (1)
†
00 1 1 1 1 0 1 1 0
Power control (2)
‡
00 1 0 0 1 1 0 1 1
Mode control 01 0 0 0 0 0 0 1 0
TXPGA 02 0 1 0 0 0 0 0 0
RXPGA 03 1 0 1 0 0 0 0 0
High DTMF 04 0 0 0 0 0 0 0 0
Low DTMF 05 0 0 0 0 0 0 0 0
AUX 06 0 0 0 0 0 0 0 0
†
1. Value when PWRUPSEL = 0
‡
2. Value when PWRUPSEL = 1