Datasheet

www.ti.com
Digital Interface
Table 3. Digital Interface Pinout (continued)
PIN NUMBER SIGNAL DESCRIPTION
J4.11 NC Not Connected
J4.12 NC Not Connected
J4.13 NC Not Connected
J4.14 RESET Reset signal input
J4.15 NC Not Connected
J4.16 NC Not Connected
J4.17 NC Not Connected
J4.18 DGND Digital Ground
J4.19 NC Not Connected
J4.20 NC Not Connected
J5.1 NC Not Connected
J5.2 NC Not Connected
J5.3 SCLK Audio Serial Data Shift Clock (Input/Output)
J5.4 DGND Digital Ground
J5.5 NC Not Connected
J5.6 NC Not Connected
J5.7 FS_1 Audio Serial Data Bus Frame Sync (Input/Output)
J5.8 NC Not Connected
J5.9 NC Not Connected
J5.10 DGND Digital Ground
J5.11 DIN Audio Serial Data Bus Data Input (Input)
J5.12 NC Not Connected
J5.13 DOUT Audio Serial Data Bus Data Output (Output)
J5.14 NC Not Connected
J5.15 NC Not Connected
J5.16 SCL I
2
C Serial Clock
J5.17 MCLK Master Clock Input
J5.18 DGND Digital Ground
J5.19 NC Not Connected
J5.20 SDA I
2
C Serial Data Input/Output
Note that J5 comprises the signals needed for a SMARTDM™ serial digital audio interface and I
2
C™
signals. The reset and power down (RESET and PWRDN) signals are routed to J4. I
2
C™ is actually
routed from the USB-MODEVM to both connectors; however, the codec and EEPROM are only connected
to J5.
5
SLAU297ANovember 2009Revised January 2011 TLV320AIC1103/1110EVM-K
Submit Documentation Feedback
© 2009–2011, Texas Instruments Incorporated