Datasheet

WCLK
BCLK
DOUT
t (WS)
h
t (BCLK)
H
t (DO-BCLK)
d
t (DO-WS)
d
t (BCLK)
L
t (WS)
S
t
r
t
f
TLV320ADC3101
www.ti.com ...................................................................................................................................... SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009
All specifications at 25 ° C, DVDD = 1.8 V
IOVDD = 1.8 V IOVDD = 3.3 V
PARAMETER UNIT
MIN MAX MIN MAX
t
H
(BCLK) BCLK high period 35 35 ns
t
L
(BCLK) BCLK low period 35 35 ns
t
s
(WS) BCLK/WCLK setup time 10 6 ns
t
h
(WS) BCLK/WCLK hold time 10 6 ns
t
d
(DO-WS) BCLK/WCLK to DOUT delay time (for LJF Mode only) 30 30 ns
t
d
(DO-BCLK) BCLK to DOUT delay time 25 20 ns
t
r
Rise time 16 8 ns
t
f
Fall time 16 8 ns
NOTE: All timing specifications are measured at characterization.
Figure 4. I
2
S/LJF/RJF Timing in Slave Mode
Copyright © 2008 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s) :TLV320ADC3101