Datasheet

TLV320ADC3101
www.ti.com ...................................................................................................................................... SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009
Page 1 / Register 52: Left ADC Input Selection for Left PGA
READ/ RESET
BIT DESCRIPTION
(1)
WRITE VALUE
D7 – D6 R/W 11 LCH_SEL4; Differential Pair Using the IN2L(P) as PLUS and IN3L(M) as MINUS Inputs
00: 0-dB setting is chosen.
01: – 6-dB setting is chosen.
10: Is not connected to the left ADC PGA
11: Is not connected to the left ADC PGA
D5 – D4 R/W 11 LCH_SEL3; Used for the IN3L(M) Pin, Which Is Single-Ended
00: 0-dB setting is chosen.
01: – 6-dB setting is chosen.
10: Is not connected to the left ADC PGA
11: Is not connected to the left ADC PGA
D3 – D2 R/W 11 LCH_SEL2; Used for the IN2L(P) Pin, Which Is Single-Ended
00: 0-dB setting is chosen.
01: – 6-dB setting is chosen.
10: Is not connected to the left ADC PGA
11: Is not connected to the left ADC PGA
D1 – D0 R/W 11 LCH_SEL1; Used for the IN1L(P) Pin, Which Is Single-Ended
00: 0-dB setting is chosen.
01: – 6-dB setting is chosen.
10: Is not connected to the left ADC PGA
11: Is not connected to the left ADC PGA
(1) To maintain the same PGA output level for both single-ended and differential pairs, the single-ended inputs have a 2 × gain applied.
Page 1 / Register 53: Reserved
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 – D0 R XXXX XXXX Reserved. Do not write to this register.
Page 1 / Register 54: Left ADC Input Selection for Left PGA
READ/ RESET
BIT DESCRIPTION
(1)
WRITE VALUE
D7 R/W 0 0: Do not bypass left PGA.
1: Bypass left PGA, unbuffered differential pair using the IN2L(P) as PLUS and IN3L(M) as MINUS
inputs.
D6 R/W 0 LCH_SELCM
0: Left ADC channel unselected inputs are not biased weakly to the ADC common-mode voltage.
1: Left ADC channel unselected inputs are biased weakly to the ADC common-mode voltage.
D5 – D4 R/W 11 LCH_SEL3X; Differential Pair Using the IN1L(P) as PLUS and IN1R(M) as MINUS Inputs.
00: 0-dB setting is chosen.
01: – 6-dB setting is chosen.
10 – 11: Not connected to the left ADC PGA
D3 – D2 R/W 11 LCH_SEL2X; Differential Pair Using the IN2R(P) as PLUS and IN3R(M) as MINUS Inputs.
00: 0-dB setting is chosen.
01: – 6-dB setting is chosen.
10 – 11: Is not connected to the left ADC PGA.
D1 – D0 R/W 11 LCH_SEL1X; Used for the IN1R(M) Pin, Which Is Single-Ended
00: 0 dB setting is chosen.
01: – 6 dB setting is chosen.
10 – 11: Not connected to the left ADC PGA.
(1) To maintain the same PGA output level for both single-ended and differential pairs, the single-ended inputs have a 2 × gain applied.
Copyright © 2008 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 65
Product Folder Link(s) :TLV320ADC3101