Datasheet

TLV320ADC3101
www.ti.com ...................................................................................................................................... SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009
Page 0 / Register 81: ADC Digital
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 0: Left-channel ADC is powered down.
1: Left-channel ADC is powered up.
D6 R/W 0 0: Right-channel ADC is powered down.
1: Right-channel ADC is powered up.
D5 R/W 0 0: Left-channel digital-microphone input is obtained from DMDIN pin.
1: Left-channel digital-microphone input is obtained from DMCLK pin.
D4 R/W 0 0: Right-channel digital-microphone input is obtained from DMDIN pin.
1: Right-channel digital-microphone input is obtained from DMCLK pin.
D3 R/W 0 0: Digital microphone is not enabled for left ADC channel.
1: Digital microphone is enabled for left ADC channel.
D2 R/W 0 0: Digital microphone is not enabled for right ADC channel.
1: Digital microphone is enabled for right ADC channel.
D1 – D0 R/W 00 00: ADC channel volume control soft-stepping is enabled for one step/f
S
.
01: ADC channel volume control soft-stepping is enabled for one step/2 f
S
.
10: ADC channel volume control soft-stepping is disabled.
11: Reserved. Do not use.
Page 0 / Register 82: ADC Fine Volume Control
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 1 0: Left ADC channel not muted
1: Left ADC channel muted
D6 – D4 R/W 000 000: Left ADC channel fine gain = 0 dB
001: Left ADC channel fine gain = – 0.1 dB
010: Left ADC channel fine gain = – 0.2 dB
011: Left ADC channel fine gain = – 0.3 dB
100: Left ADC channel fine gain = – 0.4 dB
101 – 111: Reserved. Do not use.
D3 R/W 1 0: Right ADC channel not muted
1: Right ADC channel muted
D2 – D0 R/W 000 000: Left ADC channel fine gain = 0 dB
001: Left ADC channel fine gain = – 0.1 dB
010: Left ADC channel fine gain = – 0.2 dB
011: Left ADC channel fine gain = – 0.3 dB
100: Left ADC channel fine gain = – 0.4 dB
101 – 111: Reserved. Do not use.
Page 0 / Register 83: Left ADC Volume Control
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
(1)
D7 R 0 Reserved. Do not write any value other than reset value.
D6 – D0 R/W 000 0000 100 0000 – 110 1000: Left ADC channel volume = 0 dB
110 1000: Left ADC channel volume = – 12 dB
110 1001: Left ADC channel volume = – 11.5 dB
110 1010: Left ADC channel volume = – 11.0 dB
...
111 1111: Left ADC channel volume = – 0.5 dB
000 0000: Left ADC channel volume = – 0.0 dB
000 0001: Left ADC channel volume = 0.5 dB
...
010 0110: Left ADC channel volume = 19.0 dB
010 0111: Left ADC channel volume = 19.5 dB
010 1000: Left ADC channel volume = 20 dB
010 1001 – 011 1111 : Reserved. Do not use.
(1) Values in 2s-complement decimal format
Copyright © 2008 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 57
Product Folder Link(s) :TLV320ADC3101