Datasheet

TLV320ADC3101
www.ti.com ...................................................................................................................................... SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009
10 MHz ≤ PLLCLK _IN / P ≤ 20 MHz
80 MHz ≤ PLLCLK _IN × K × R / P ≤ 110 MHz
4 ≤ J ≤ 11
R = 1
Example:
For MCLK = 12 MHz, f
S
= 44.1 kHz, NADC = 8, MADC = 2, and AOSR = 128:
Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264
Example:
For MCLK = 12 MHz, f
S
= 48 kHz , NADC = 8, MADC = 2, and AOSR = 128:
Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920
The following table lists several example cases of typical MCLK rates and how to program the PLL to achieve
sample rates of f
S
= 44.1 kHz or 48 kHz with NADC = 8, MADC = 2, and AOSR = 128.
f
S
= 44.1 kHz
MCLK (MHz) P R J D ACHIEVED f
S
% ERROR
2.8224 1 1 32 0 44,100.00 0.0000
5.6448 1 1 16 0 44,100.00 0.0000
12.0 1 1 7 5264 44,100.00 0.0000
13.0 1 1 6 9474 44,099.71 – 0.0007
16.0 1 1 5 6448 44,100.00 0.0000
19.2 1 1 4 7040 44,100.00 0.0000
19.68 1 1 4 5893 44,100.30 0.0007
48.0 4 1 7 5264 44,100.00 0.0000
f
S
= 48 kHz
MCLK (MHz) P R J D ACHIEVED f
S
% ERROR
2.048 1 1 48 0 48,000.00 0.0000
3.072 1 1 32 0 48,000.00 0.0000
4.096 1 1 24 0 48,000.00 0.0000
6.144 1 1 16 0 48,000.00 0.0000
8.192 1 1 12 0 48,000.00 0.0000
12.0 1 1 8 1920 48,000.00 0.0000
13.0 1 1 7 5618 47,999.71 – 0.0006
16.0 1 1 6 1440 48,000.00 0.0000
19.2 1 1 5 1200 48,000.00 0.0000
19.68 1 1 4 9951 47,999.79 – 0.0004
48.0 4 1 8 1920 48,000.00 0.0000
Copyright © 2008 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Link(s) :TLV320ADC3101