Datasheet

  
   
      
SLAS072E − DECEMBER 1992 − REVISED JANUARY 2004
17
WWW.TI.COM
APPLICATION INFORMATION
simplified analog input analysis
Using the equivalent circuit in Figure 17, the time required to charge the analog input capacitance from 0 to V
S
within 1/2 LSB can be derived as follows:
The capacitance charging voltage is given by
V
C
= V
S
1−e
−t
c
/R
t
C
i
( )
(
1)
Where:
R
t
= R
s
+ r
i
The final voltage to 1/2 LSB is given by
(2)V
C
(1/2 LSB) = V
S
− (V
S
/2048)
Equating equation 1 to equation 2 and solving for time t
c
gives
V
S
−(V
S
/2048) = V
S
1−e
( )
(
3)
−t
c
/R
t
C
i
and
t
c
(1/2 LSB) = R
t
× C
i
× ln(2048) (
4)
Therefore, with the values given the time for the analog input signal to settle is
(5)
t
c
(1/2 LSB) = (R
s
+ 1 k) × 60 pF × ln(2048)
This time must be less than the converter sample time shown in the timing diagrams.
R
s
r
i
V
S
V
C
1 k MAX
Driving Source
TLV1543
C
i
V
I
V
I
= Input Voltage at A0A10
V
S
= External Driving Source Voltage
R
s
= Source Resistance
r
i
= Input Resistance
C
i
= Input Capacitance
Driving source requirements:
Noise and distortion for the source must be equivalent to the
resolution of the converter.
R
s
must be real at the input frequency.
Figure 17. Equivalent Input Circuit Including the Driving Source
60 pF MAX