Datasheet
TLK2711A
www.ti.com
SLLS908B –JULY 2008–REVISED OCTOBER 2012
DISSIPATION RATINGS (continued)
T
A
≤ 25°C DERATING FACTOR
(1)
T
A
= 70°C
PACKAGE
POWER RATING ABOVE T
A
= 25°C POWER RATING
RCP64
(3)
3.17 W 23.70 mW/°C 1.74 W
RCP64
(4)
2.01 W 13.19 mW/°C 1.11 W
(3) 2 oz. Trace and copper pad without solder.
(4) Standard JEDEC High-K board.
For more information, refer to TI application note PowerPAD™ Thermally Enhanced package, TI literature
number SLMA002.
ELECTRICAL CHARACTERISTICS
over recommended operating conditions
PARAMETER TEST CONDITIONS MIN NOM MAX UNIT
V
DD
Supply voltage 2.3 2.5 2.7 V
Frequency = 1.6 Gbps, PRBS pattern 105
I
CC
Supply current mA
Frequency = 2.7 Gbps, PRBS pattern 156
Frequency = 1.6 Gbps, PRBS pattern 262
P
D
Power dissipation Frequency = 2.7 Gbps, PRBS pattern 390 mW
Frequency = 2.7 Gbps, worst case pattern
(1)
550
Shutdown current Enable = 0, V
DDA
, V
DD
terminals, V
DD
= MAX 3 mA
PLL startup lock time V
DD
, V
DDC
= 2.3 V 0.1 0.4 ms
Data acquisition time 1024 Bits
T
A
Operating free-air temperature –40 85 °C
(1) Worst case pattern is a pattern that creates a maximum transition density on the serial transceiver.
REFERENCE CLOCK (TXCLK)TIMING REQUIREMENTS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Frequency Minimum data rate Typ–0.01% 80 Typ+0.01% MHz
Frequency Maximum data rate Typ–0.01% 135 Typ+0.01% MHz
Frequency tolerance –100 100 ppm
Duty cycle 40% 50% 60%
Jitter Peak-to-peak 40 ps
TTL INPUT ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted), TTL signals: TXDO–TXD15, TXCLK, LOOPEN,
LCKREFN, ENABLE, PRBS_EN, TKLSB, TKMSB, PRE
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
IH
High-level input voltage See Figure 7 1.7 3.6 V
V
IL
Low-level input voltage See Figure 7 0.80 V
I
IH
Input high current V
DD
= MAX, V
IN
= 2 V 40 μA
I
IL
Input low current V
DD
= MAX, V
IN
= 0.4 V –40 μA
C
I
Receiver input capacitance 4 pF
t
r
Rise time, TXCLK, TKMSB, TKLSB, TXD[0..15] 0.7 V to 1.9 V, C = 5 pF, See Figure 7 1 ns
t
f
Fall time, TXCLK, TKMSB, TKLSB, TXD[0..15] 1.9 V to 0.7 V, C = 5 pF, See Figure 7 1 ns
t
su
TXD[0..15], TKMSB, TKLSB setup to ↑ TXCLK See Figure 7 1.5 ns
t
h
TXD, TKMSB, TKLSB hold to ↑ TXCLK See Figure 7 0.4 ns
Copyright © 2008–2012, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links :TLK2711A