Datasheet
Table Of Contents
- FEATURES
- DESCRIPTION
- DESCRIPTION (Continued)
- Differences Between TLK2201B, TLK2201BI, and TNETE2201
- BLOCK DIAGRAM
- DETAILED DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- DISSIPATION RATINGS
- THERMAL CHARACTERISTICS
- RECOMMENDED OPERATING CONDITIONS
- TLK2201B REFERENCE CLOCK (REFCLK) TIMING REQUIREMENTS
- TLK2201BI REFERENCE CLOCK (REFCLK) TIMING REQUIREMENTS
- TTL ELECTRICAL CHARACTERISTICS
- TRANSMITTER/RECEIVER CHARACTERISTICS
- LVTTL OUTPUT SWITCHING CHARACTERISTICS
- TRANSMITTER TIMING REQUIREMENTS
- APPLICATION INFORMATION

www.ti.com
DATA RECEPTION
RECEIVER CLOCK SELECT MODE
t
d(S)
t
d(S)
t
d(H)
t
d(H)
K28.5 DXX.X DXX.X DXX.X K28.5 DXX.X
RBC0
RBC1
SYNC
RD(0−9)
t
d(H)
t
d(S)
K28.5 DXX.X DXX.X DXX.X K28.5 DXX.X
RBC0
SYNC
RD(0−9)
TLK2201B
TLK2201BI
SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008
The receiver portion deserializes the differential serial data. The serial data is retimed based on an interpolated
clock generated from the reference clock. The serial data is then aligned to the 10-bit word boundaries and
presented to the protocol controller along with receive byte clocks (RBC0, RBC1).
There are two modes of operation for the parallel busses. 1) The 10-bit (TBI) mode and 2) 5-bit (DDR) mode.
When in TBI mode, there are two user-selectable clock modes that are controlled by the RBCMODE terminal. 1)
Full-rate clock on RBC0 and 2) Half-rate clocks on RBC0 and RBC1. When in the DDR mode, only a full-rate
clock is available on RBC0; refer to Table 1 .
Table 1. Mode Selection
FREQUENCY FREQUENCY
MODESEL RBCMODE MODE
(TLK2201B) (TLK2201BI)
0 0 TBI half-rate 100 – 125 MHz 120 – 125 MHz
0 1 TBI full-rate 100 – 160 MHz 120 – 160 MHz
1 0 DDR 100 – 125 MHz 120 – 125 MHz
1 1 DDR 100 – 125 MHz 120 – 125 MHz
In the half-rate mode, two receive byte clocks (RBC0 and RBC1) are 180 degrees out of phase and operate at
one-half the data rate. The clocks are generated by dividing down the recovered clock. The received data is
output with respect to the two receive byte clocks (RBC0, RBC1) allowing a protocol device to clock the parallel
bytes using the RBC0 and RBC1 rising edges. The outputs to the protocol device, byte 0 of the received data
valid on the rising edge of RBC1. Refer to the timing diagram shown in Figure 2 .
Figure 2. Synchronous Timing Characteristics Waveforms (TBI half-rate mode)
In the normal-rate mode, only RBC0 is used and operates at full data rate (i.e., 1.25 Gbps data rate produces a
125 MHz clock). The received data is output with respect to the rising edge of RBC0. RBC1 is low in this mode.
Refer to the timing diagram shown in Figure 3 .
Figure 3. Synchronous Timing Characteristics Waveforms (TBI full-rate mode)
6 Submit Documentation Feedback Copyright © 2003 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TLK2201B TLK2201BI