Datasheet
Table Of Contents
- FEATURES
- DESCRIPTION
- DESCRIPTION (Continued)
- Differences Between TLK2201B, TLK2201BI, and TNETE2201
- BLOCK DIAGRAM
- DETAILED DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- DISSIPATION RATINGS
- THERMAL CHARACTERISTICS
- RECOMMENDED OPERATING CONDITIONS
- TLK2201B REFERENCE CLOCK (REFCLK) TIMING REQUIREMENTS
- TLK2201BI REFERENCE CLOCK (REFCLK) TIMING REQUIREMENTS
- TTL ELECTRICAL CHARACTERISTICS
- TRANSMITTER/RECEIVER CHARACTERISTICS
- LVTTL OUTPUT SWITCHING CHARACTERISTICS
- TRANSMITTER TIMING REQUIREMENTS
- APPLICATION INFORMATION
www.ti.com
DETAILED DESCRIPTION
DATA TRANSMISSION
TRANSMISSION LATENCY
10BitCode
TXP,TXN
TD(0−9)
REFCLK
t
d(Tx latency)
10BitCode
b9
TLK2201B
TLK2201BI
SLLS585C – NOVEMBER 2003 – REVISED FEBRUARY 2008
TERMINAL FUNCTIONS (continued)
TERMINAL
I/O DESCRIPTION
NAME NO.
TESTEN 17 I Manufacturing test terminal
P/D
(1)
POWER
VDD 5, 10, 20, 23, Supply Digital logic power. Provides power for all digital circuitry and digital I/O buffers.
29, 37, 42,
50, 63
VDDA 53, 57, 59, Supply Analog power. VDDA provides power for the high-speed analog circuits, receiver, and transmitter.
60
VDDPLL 18 Supply PLL power. Provides power for the PLL circuitry. This terminal requires additional filtering.
GROUND
GNDA 51,58 Ground Analog ground. GNDA provides a ground for the high-speed analog circuits, RX and TX.
GND 1, 14, 21, 25, Ground Digital logic ground. Provides a ground for the logic circuits and digital I/O buffers.
33, 46
GNDPLL 64 Ground PLL ground. Provides a ground for the PLL circuitry.
These devices support both the defined 10-bit interface (TBI) and a reduced 5-bit interface utilizing DDR
clocking. When MODESEL is low, the TBI mode is selected. When MODESEL is high, the DDR mode is
selected.
In the TBI mode, the transmitter portion registers incoming 10-bit wide data words (8b/10b encoded data,
TD0-TD9) on the rising edge of REFCLK. The REFCLK is also used by the serializer, which multiplies the clock
by a factor of 10, providing a signal that is fed to the shift register. The 8b/10b encoded data is transmitted
sequentially bit 0 through 9 over the differential high-speed I/O channel.
In the DDR mode, the transmitter accepts 5-bit wide 8b/10b encoded data on pins TD0 – TD4. In this mode data is
aligned to both the rising and falling edges of REFCLK. The data is then formed into a 10-bit wide word and sent
to the serializer. The rising edge REFCLK clocks in bit 0-4, and the falling edge of REFCLK clocks in bits 5 – 9. (
Bit 0 is the first bit transmitted).
Data transmission latency is defined as the delay from the initial 10-bit word load to the serial transmission of bit
9. The minimum latency in TBI mode is 19 bit times. The maximum latency in TBI mode is 20 bit times. The
minimum latency in DDR mode is 29 bit times, and maximum latency in DDR mode is 30 bit times.
Figure 1. Transmitter Latency Full Rate Mode
Copyright © 2003 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TLK2201B TLK2201BI