Datasheet

XI
25MHz_OUT
T0366-01
t
1
t
2
t
3
ISOLATE NORMAL
MODE
H/WorS/WReset
T0365-01
t
1
TLK110
www.ti.com SLLS901D –DECEMBER 2011–REVISED JANUARY 2014
9.7.25 Isolation Timing
Table 9-25. Isolation Timing
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
From Deassertion of S/W or H/W Reset to transition from Isolate to Normal
t
1
71 ns
mode
Figure 9-25. Isolation Timing
9.7.26 25MHz_OUT Clock Timing
Table 9-26. 25MHz_OUT Clock Timing
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
1
25MHz_OUT
(1)
propagation delay Relative to XI 8 ns
MII mode 20
t
2
25MHz_OUT
(1)
High Time
RMII mode 10
ns
MII mode 20
t
3
25MHz_OUT
(1)
Low Time
RMII mode 10
(1) 25MHz_OUT characteristics are dependent upon the XI input characteristics.
Figure 9-26. 25MHz_OUT Timing
Copyright © 2011–2014, Texas Instruments Incorporated Electrical Specifications 95
Submit Documentation Feedback
Product Folder Links: TLK110