Datasheet

TLK110
www.ti.com SLLS901D –DECEMBER 2011–REVISED JANUARY 2014
Table 8-2. Register Table
Register Name Addr Tag Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Basic Mode Control 00h BMCR Reset Loopback Speed Auto-Neg IEEE Isolate Restart Duplex Collision Reserved
Register Selection Enable Power Auto-Neg Mode Test
Down
Basic Mode Status 01h BMSR 100Base - 100Base - 100Base - 10Base-T 10Base-T Reserved MF Auto-Neg Remote Auto-Neg Link Status Jabber Extended
Register T4 TX FDX TX HDX FDX HDX Preamble Complete Fault Ability Detect Capability
Suppress
PHY Identifier 02h PHYIDR 1 OUI MSB
Register 1
PHY Identifier 03h PHYIDR 2 OUI LSB VNDR_ MDL MDL_ REV
Register 2
Auto-Negotiation 04h ANAR Next Page Reserved Remote Reserved ASM_DI R PAUSE 100B-T4 100B- 100B-TX 10B-T_FD 10B-T Protocol Selection[4:0]
Advertisement Ind Fault TX_FD
Register
Auto-Negotiation Link 05h ANLPAR Next Page ACK Remote Reserved ASM_DI R PAUSE 100B-T4 100B- 100B-TX 10B-T_FD 10B-T Protocol Selection[4:0]
Partner Ability Ind Fault TX_FD
Register (Base Page)
Auto-Negotiation 06h ANER Reserved PDF LP_NP_ NP_ ABLE PAGE_ RX LP_AN_AB
Expansion Register ABLE LE
Auto-Negotiation Next 07h ANNPTR Next Page Reserved Message ACK2 TOG_TX CODE
Page TX Register Ind Page
Auto-Negotiate Link 08h ANLNPTR Next Page Reserved Message ACK2 Toggle CODE
Partner Ability Page Ind Page
Register
Software Strap 09h SWSCR1 Config Auto MDIX Auto-Neg AN_1 AN_0 LED_ CFG RMII TDR Auto Link Loss Fast Auto Robust Fast AN Fast AN Select Fast RXDV INT OE
Control Register 1 Done Enable Enable Enhance Run Recovery MDI/X Auto MDI/X Enable Detect
Mode
Software Strap 0Ah SWSCR2 Reserved Fast Link- Extended Enhance Isolate MII RXERR Odd Nibble RMII
Control Register 2 Up in PD FD Ability LED Link in 100BT During Detect Receive
HD IDLE Disable Clock
Software Strap 0Bh SWSCR3 Reserved Polarity MDI/X Bypass Fast Link Down Sel
Control Register 3 Swap Swap 4B/5B
RESERVED 0Ch Reserved Reserved
Register Control 0Dh REGCR Function Reserved DEVICE ADDRESS
Register
Address or Data 0Eh ADDAR Addr/ Data
Register
RESERVED 0Fh Reserved Reserved
False
MDI-X Receive Err Polarity Signal Descramb Page MII Remote Jabber Auto-Neg Loopback Duplex Speed
PHY Status Register 10h PHYSTS Reserved Carrier Sen Link Status
Mode Latch Status Detect Lock Receive Interrupt Fault Detect Status Status Status Status
Latch
Power
PHY Specific Control Disable Scrambler COL FD
11h PHYSCR Save Power Save Mode Reserved Loopback Fifo Depth Reserved INT POL TINT INT_EN INT_OE
Register PLL Bypass Enable
Enable
MII Interrupt Status Link Status Duplex Auto-Neg Link Status Duplex Auto-Neg
12h MISR1 Reserved Speed INT FC HF INT RE HF INT Reserved Speed EN FC HF En RE HF En
Register 1 INT Mode INT Comp INT En Mode En Comp En
Page Loopback MDI Page Loopback MDI
MII Interrupt Status Auto-Neg Sleep Auto-Neg Sleep
13h MISR2 Reserved Received FIFO O/U Crossover Polarity INT Jabber INT Reserved Received FIFO O/U Crossover Polarity EN Jabber EN
Register 2 Error INT Mode INT Error EN Mode EN
INT INT INT EN EN EN
MII Interrupt Control
14h FCSCR Reserved FCS Count
Register
Copyright © 2011–2014, Texas Instruments Incorporated Register Block 43
Submit Documentation Feedback
Product Folder Links: TLK110