Datasheet

TLK110
www.ti.com SLLS901D –DECEMBER 2011–REVISED JANUARY 2014
3.3 IO Pins Hi-Z State During Reset
The following IO or output pins are in hi-Z state when RESET is active (Low).
Internal Internal
Pin Name Type Pin Name Type
PU/PD PU/PD
TXD_3 IO PD RX_ER IO PU
TX_EN IO PD COL IO PU
INT/PWDN IO PU RXD_0 IO PD
LED_ACT IO PU RXD_1 IO PD
LED_SPEED IO PU RXD_2 IO PD
LED_LINK IO PU RXD_3 IO PD
MDIO IO TX_CLK O
RX_DV IO PD CLK25MHz_OUT O
CRS IO PU RX_CLK O
3.4 Auto-Negotiation
The TLK110 device auto-negotiates to operate in 10Base-T or 100Base-TX. With Auto-Negotiation
enabled, the TLK110 negotiates with the link partner to determine the speed and duplex mode. If the link
partner cannot Auto-Negotiate, the TLK110 device enters parallel-detect mode to determine the speed of
the link partner. Parallel-detect mode uses fixed half-duplex mode.
The TLK110 supports four different Ethernet protocols (10Mbs Half-Duplex, 10Mbs Full-Duplex, 100Mbs
Half-Duplex, and 100Mbs Full-Duplex). Auto-Negotiation selects the highest performance protocol based
on the advertised ability of the Link Partner. Control the Auto-Negotiation function within the TLK110 by:
1. Internal register access, or
2. Configuring the AN_EN, AN_1 and AN_0 pins
The state of the AN_EN, AN_0 and AN_1 pins determine whether the TLK110 is forced into a specific
mode, or if Auto-Negotiation advertises a specific ability (or set of abilities) as given in Table 3-1. These
pins allow configuration options to be selected without requiring internal register access. The state of
AN_EN, AN_0 and AN_1, upon power-up/reset, determines the state of bits [8:5] of the ANAR register
(0x04h).
Internal register access controls the Auto-Negotiation function, as defined by the IEEE 802.3u
specification. For further detail regarding Auto-Negotiation, see Clause 28 of the IEEE 802.3u
specification.
Table 3-1. Auto-Negotiation Modes
AN_EN AN_1 AN_0 Forced Mode
0 0 0 10Base-T, Half-Duplex
0 0 1 10Base-T, Full-Duplex
0 1 0 100Base-TX, Half-Duplex
0 1 1 100Base-TX, Full-Duplex
AN_EN AN_1 AN_0 Advertised Mode
1 0 0 10Base-T, Half or Full-Duplex
1 0 1 100Base-TX, Half or Full-Duplex
1 1 0 10Base-T, Half Duplex
100Base-TX, Half Duplex
1 1 1 10Base-T, Half or Full-Duplex
100Base-TX, Half or Full-Duplex
Copyright © 2011–2014, Texas Instruments Incorporated Hardware Configuration 11
Submit Documentation Feedback
Product Folder Links: TLK110