Datasheet

TLK105
TLK106
SLLSEB8A –AUGUST 2012–REVISED MARCH 2013 www.ti.com
Table 8-24. BIST Control Register (BISCR), address 0x0016 (continued)
BIT NAME DEFAULT DESCRIPTION
12 Packet Generation Enable 0, RW Packet Generation Enable:
1 = Enable packet generation with PRBS data
0 = Disable packet generator
11 PRBS Checker Lock 0,RO PRBS Checker Lock Indication:
1 = PRBS checker is locked and synced on received bit stream
0 = PRBS checker is not locked
10 PRBS Checker Sync Loss 0,RO,LH PRBS Checker Sync Loss Indication:
1 = PRBS checker lose sync on received bit stream – This is an error indication
0 = PRBS checker is not locked
9 Packet Gen Status 0,RO Packet Generator Status Indication:
1 = Packet Generator is active and generate packets
0 = Packet Generator is off
8 Power Mode 0,RO Sleep Mode Indication:
1 = Indicate that the PHY is in normal power mode
0 = Indicate that the PHY is in one of the sleep modes, either active or passive
7 RESERVED 0, RO RESERVED: Writes ignored, read as 0.
6 Transmit in MII Loopback 0, RW Transmit Data in MII Loop-back Mode (valid only at 100BT):
1 = Enable transmission of the data from the MAC received on the TX pins to the
line in parallel to the MII loopback to RX pins. This bit may be set only in MII
Loopback mode – setting bit 14 in BMCR register (0x0000).
0 = Data is not transmitted to the line in MII loopback
5 RESERVED 0, RO RESERVED: Must be 0
4:0 Loopback Mode 0, RW Loop-back Mode Select:
The PHY provides several options for Loopback that test and verify various functional
blocks within the PHY. Enabling loopback mode allows in-circuit testing of the TLK10x
digital and analog data path
Near-end Loopback
00001 = PCS Input Loopback
00010 = PCS Output Loopback
00100 = Digital Loopback
01000 = Analog Loopback (requires 100Ω termination)
Far-end Loopback:
10000 = Reverse Loopback
8.10 RMII Control and Status Register (RCSR)
This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is
bypassed.
Table 8-25. RMII Control and Status Register (RCSR), address 0x0017
BIT NAME DEFAULT DESCRIPTION
15:6 RESERVED <0000 0000 RESERVED: Writes ignored, read as 0.
00>0,RO
5 RMII Mode 0,RW, Pin_Strap RMII Mode Enable:
1 = Enable RMII (Reduced MII) mode of operation
0 = Enable MII mode of operation
62 Register Block Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK105 TLK106