Datasheet

1 SFDBitDecoded
st
10 10 10 10 10 11
TPRD
CRS
RX_CLK
RX_DV
RXD[3:0]
0000 Preamble
SFD
Data
T0354-01
t
1
t
2
t
3
1 0 1 IDLE
PMDInputPair
RX_CLK
CRS
t
1
TLK100
SLLS931B–AUGUST 2009–REVISED DECEMBER 2009 www.ti.com
Table 9-15. 10BASE-T Receive Timing (Start of Packet)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
1
Carrier Sense Turn On Delay (PMD Input Pair to MII_CRS) 550 1000 ns
t
2
RX_DV Latency
(1)
9.3 bits
Measurement shown from
t
3
Receive Data Latency 14 bits
SFD
(1) 10BASE-T RX_DV Latency is measured from first bit of decoded SFD on the wire to the assertion of RX_DV
Figure 9-15. 10BASE-T Receive Timing (Start of Packet)
Table 9-16. 10BASE-T Receive Timing (End of Packet)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
1
Carrier Sense Turn Off Delay 1.3 μs
Figure 9-16. 10BASE-T Receive Timing (End of Packet)
78 Electrical Specifications Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK100