www.ti.com
TLK10002EVM FPGA Daughterboard Layout
Figure 62. Bottom Signal, Layer 14, Top View
81
SLLU148– May 2011 TLK10002 Dual-Channel, 10-Gbps, Multi-Rate Transceiver Evaluation Module
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
