TLK10002EVM FPGA Daughterboard Layout
www.ti.com
Figure 57. Internal Ground, Layers 4, 6, 7, 9, 11, and 13
76
TLK10002 Dual-Channel, 10-Gbps, Multi-Rate Transceiver Evaluation Module SLLU148– May 2011
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
