Datasheet
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
B
NA
6522851
TI PROGRAMMED RESOURCES 1
8 15
REV
PAGE
DOCUMENT NUMBER
SIZE
of
PAGE TITLE
TEXAS INSTRUMENTS
R218
DNI_0
U45
PCA9306DCT
GND
1
VREF1
2
VREF2
7
EN
8
SCL1
3
SCL2
6
SDA2
5
SDA1
4
R212 4.99K
R198 DNI_2K
JMP19
Header 2x2
1
3
2
4
D32 RED
2
1
JMP18
2 Pin Berg
1
2
R207 4.99K
R196
2K
R194 20K
JMP21
Header 5x2
1
3
5
7
9
2
4
6
8
10
R201
0
R197 DNI_2K
R206 DNI_0
C261
1uF
R192 100K
R189 10K
R202
0
R208 4.99K
R199 DNI_0
Q31
DNI_FDV301N
G
S
D
D33 GREEN
2
1
U19
ZXTD09N50DE6
C1
1
E1
2
C2
3
B2
4
E2
5
B1
6
R209 4.99K
R187
4.99K
R195
2K
R200 DNI_0
R215
0
JMP28
Header 2x2
1
3
2
4
Q32
DNI_FDV301N
G
S
D
SW9
Light Touch Switch
1
2
5
4
3
R205 DNI_0
R216
0
R351
DNI_0
R204
0
R191 130
JMP29
Header 2x2
1
3
2
4
R210 4.99K
R352
DNI_0
R213 DNI_2K
R217
DNI_0
R193 20K
R203
0
R211 4.99K
C236
1uF
R214 DNI_2K
R188 130
JMP20
3 Pin Berg
1
2
3
C234
0.1uF
U18
TPS3125J18
/RST
1
GND
2
RST
3
VDD
5
/MR
4
R190 49.9
6SLX75TFGG676
U1F
IO_L33N_0
G13
IO_L34P_GCLK19_0
E13
IO_L33P_0
H12
IO_L43P_0
J15
IO_L48P_0
J16
IO_L56P_0
G16
IO_L57P_0
F20
IO_L32N_0
G11
MDIO_PRE_LS
MDC_PRE_LS
MDIO
MDC
MDC_POST_LS
MDIO_CON
MDC_CON
MDIO_POST_LS
MDIO_LS_VCCB
PRTAD0
PRTAD1
PRTAD2
PRTAD3
PRTAD4
MDIO_RST_B
MDIO_RST_L
MDIO_/RST_L
MDIO_RST_C
MDIO_/RST_C
MDIO_/RST_B
MDIO_/RST
MDIO_RST
MDIO_RST_SIGNA L
MDIO_RESET
MDIO_(IO_L33N_0 )
MDC_(IO_L34P_GCL K19_0)
MDIO_LS_EN
2P5V
VCCO_1P8V
VCCO_1P8V
VCCO_1P8V
2P5V
VCCO_1P8V
VCCO_1P8V
3P3V
VCCO_1P8V
VCCO_1P8V
5V
5V
USB_MDIO
2
USB_MDC
2
MDIO_PRE_LS_CONNECTOR
12
MDC_PRE_LS_CONNECTOR
12
MDC_POST_LS_CONNECTOR
12
MDIO_POST_LS_CONNECTOR
12
I2C_SCL_CONNECTOR12
I2C_SDA_CONNECTOR12
BI-DIRECTIONAL LEVEL SHIFTER
PRTAD ADDRESS HEADER
MDIO INTERFACE
DO NOT OVERLAP RESISTOR PADS
PLACE R199 AND R200 BETWEEN
THE S AND D PINS OF Q31 AND
Q32 SO THAT ONLY ONE CAN BE
INSTALLED AT A TIME
VOLTAGE SUPERVISOR
AND RESET MONITOR
MDIO RESET
PUSHBUTTON
I2C INTERFACE
POST-LEVEL SHIFTED MDIO
PRE-LEVEL SHIFTED MDIO
TLK10002EVM FPGA Daughterboard Schematics
www.ti.com
Figure 46. TI-Programmed Resources 2, Sheet 8 of 15
60
TLK10002 Dual-Channel, 10-Gbps, Multi-Rate Transceiver Evaluation Module SLLU148– May 2011
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated