Datasheet

   
      
    ± 
SLAS262C − OCTOBER 2000 − REVISED MAY 2003
6
WWW.TI.COM
general electrical characteristics over recommended operating free-air temperature range, single-
ended input, normal long sampling, 200 KSPS, AV
DD
= 5 V, V
REFP
= 4 V, V
REFM
= 0 V,
SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source
resistance = 25 (unless otherwise noted)
TLC3574/78 and TLC2574/78
PARAMETER TEST CONDITIONS MIN TYP
MAX UNIT
Resolution 14 bits
Analog Input
Voltage range −10 10 V
Selected analog input channel bias current
Selected channel at 10 V 0.8 1.6
mA
Selected analog input channel bias current
Selected channel at –10 V −1.6 −1.2
mA
Impedance 10 k
Capacitance 30 pF
Reference
V
REFP
Positive reference voltage 3.96 4 4.04 V
V
REFM
Negative reference voltage 0 AGND V
Input impedance
No conversion (AV
DD
= 5V, CS= DV
DD
,
SCLK=DGND)
100 M
Input impedance
Normal long sampling (AV
DD
= 5V, CS
=DGND,
SCLK = 25 MHz, External conversion clock)
8.3 12.5 k
No conversion (AV
DD
= 5 V,
SCLK = DGND, CS
= DV
DD
)
1.5 µA
Reference current
Normal long sampling (AV
DD
= 5 V, CS
= DGND,
External conversion clock, SCLK = 25 MHz,
V
REF
= 5 V)
0.4 0.6 mA
Internal oscillation frequency DV
DD
= 2.7 V – 5.5 V 6.5 MHz
Internal OSC, 6.5 MHz minimum
TLC3574/78 2.785
t
(conv)
Conversion time
Internal OSC, 6.5 MHz minimum
TLC2574/78 2.015
S
t
(conv)
Conversion time
Conversion clock is external source,
TLC3574/78 2.895
µS
Conversion clock is external source,
SCLK = 25 MHz (see Note 1)
TLC2574/78 2.095
Acquisition time Normal short sampling 1.2 µS
Throughput rate (see Note 2)
Normal long sampling, fixed channel
in mode 00 or 01
200 KSPS
All typical values are at T
A
= 25°C.
NOTES: 1. Conversion time t
(conv)
is (18 × 4 × SCLK) + 15 ns for TLC3574/78. Conversion time is (13 × 4 × SCLK) + 15 ns for TLC2574/78.
2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required
to overcome the memory effect of the charge redistribution DAC.