Datasheet

TAS5414A, TAS5424A
SLOS535C –MAY 2009– REVISED APRIL 2011 www.ti.com
Table 3. TAS5414A/5424 I
2
C Addresses
SELECTABLE WITH READ/WRITE
FIXED ADDRESS
I
2
C
ADDRESS PIN BIT
DESCRIPTION
ADDRESS
MSB 6 5 4 3 2 1 LSB
TAS5414A/5424 0 I
2
C WRITE 1 1 0 1 1 0 0 0 0xD8
(OSC MASTER)
I
2
C READ 1 1 0 1 1 0 0 1 0xD9
TAS5414A/5424 1 I
2
C WRITE 1 1 0 1 1 0 1 0 0xDA
(OSC SLAVE1)
I
2
C READ 1 1 0 1 1 0 1 1 0xDB
TAS5414A/5424 2 I
2
C WRITE 1 1 0 1 1 1 0 0 0xDC
(OSC SLAVE2)
I
2
C READ 1 1 0 1 1 1 0 1 0xDD
TAS5414A/5424 3 I
2
C WRITE 1 1 0 1 1 1 1 0 0xDE
(OSC SLAVE3)
I
2
C READ 1 1 0 1 1 1 1 1 0xDF
Table 4. I
2
C Address Register Definitions
ADDRESS R/W REGISTER DESCRIPTION
0x00 R Latched fault register 1, global and channel fault
0x01 R Latched fault register 2, dc offset and overcurrent detect
0x02 R Latched diagnostic register 1, load diagnostics
0x03 R Latched diagnostic register 2, load diagnostics
0x04 R External status register 1, temperature and voltage detect
0x05 R External status register 2, Hi-Z and low-low state
0x06 R External status register 3, mute and play modes
0x07 R External status register 4, load diagnostics
0x08 R/W External control register 1, channel gain select
0x09 R/W External control register 2, dc offset reduction and current-limit select
0x0A R/W External control register 3, switching frequency and clip pin select
0x0B R/W External control register 4, load diagnostic, master mode select
0x0C R/W External control register 5, output state control
0x0D R/W External control register 6, output state control
0x0E R/W External control register 7, dc detect level select
0x0F R/W External control register 8, dc detect level select
Table 5. Fault Register 1 (0x00) Protection
D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION
0 0 0 0 0 0 0 0 No protection-created faults, default value
– – – – – – – 1 Overtemperature warning has occurred
– – – – – – 1 – DC offset has occurred in any channel
– – – – – 1 – – Overcurrent shutdown has occurred in any channel
– – – – 1 – – – Overtemperature shutdown has occurred
– – – 1 – – – – Charge pump undervoltage has occurred
– – 1 – – – – – AVDD, analog voltage, undervoltage has occurred
– 1 – – – – – – PVDD undervoltage has occurred
1 – – – – – – – PVDD overvoltage has occurred
Table 6. Fault Register 2 (0x01) Protection
D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION
0 0 0 0 0 0 0 0 No protection-created faults, default value
– – – – – – – 1 Ovecurrent shutdown channel 1 has occurred
– – – – – – 1 – Overcurrent shutdown channel 2 has occurred
24 Copyright © 2009–2011, Texas Instruments Incorporated