Datasheet
TL750M SERIES
www.ti.com
............................................................................................................................................. SLVS021M –JANUARY 1988–REVISED OCTOBER 2009
TL750M10 ELECTRICAL CHARACTERISTICS
(1)
V
I
= 14 V, I
O
= 300 mA, T
J
= 25°C (unless otherwise noted)
TL750M10
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
9.9 10 10.1
Output voltage V
T
J
= 0°C to 125°C 9.8 10.2
V
I
= 12 V to 18 V, I
O
= 250 mA 15 43
Input voltage regulation mV
V
I
= 11 V to 26 V, I
O
= 250 mA 20 75
Ripple rejection V
I
= 13 V to 23 V, f = 120 Hz 50 55 dB
Output regulation voltage I
O
= 5 mA to 750 mA 30 100 mV
I
O
= 500 mA 0.5
Dropout voltage V
I
O
= 750 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 1000 μV
I
O
= 750 mA 60 75
Bias current mA
I
O
= 10 mA 5
(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1 .
TL750M12 ELECTRICAL CHARACTERISTICS
(1)
V
I
= 14 V, I
O
= 300 mA, T
J
= 25°C (unless otherwise noted)
TL750M12
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
11.88 12 12.12
Output voltage V
T
J
= 0°C to 125°C 11.76 12.24
V
I
= 14 V to 19 V, I
O
= 250 mA 15 43
Input voltage regulation mV
V
I
= 13 V to 26 V, I
O
= 250 mA 20 78
Ripple rejection V
I
= 13 V to 23 V, f = 120 Hz 50 55 dB
Output regulation voltage I
O
= 5 mA to 750 mA 30 120 mV
I
O
= 500 mA 0.5
Dropout voltage V
I
O
= 750 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 1000 μV
I
O
= 750 mA 60 75
Bias current mA
I
O
= 10 mA 5
(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1 .
Copyright © 1988–2009, Texas Instruments Incorporated Submit Documentation Feedback 5