Datasheet
TL750M SERIES
SLVS021M –JANUARY 1988–REVISED OCTOBER 2009.............................................................................................................................................
www.ti.com
TL750M05 ELECTRICAL CHARACTERISTICS
(1)
V
I
= 14 V, I
O
= 300 mA, T
J
= 25°C (unless otherwise noted)
TL750M05
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
4.95 5 5.05
Output voltage V
T
J
= 0°C to 125°C 4.9 5.1
V
I
= 9 V to 16 V, I
O
= 250 mA 10 25
Input voltage regulation mV
V
I
= 6 V to 26 V, I
O
= 250 mA 12 50
Ripple rejection V
I
= 8 V to 18 V, f = 120 Hz 50 55 dB
Output regulation voltage I
O
= 5 mA to 750 mA 20 50 mV
I
O
= 500 mA 0.5
Dropout voltage V
I
O
= 750 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 500 μV
I
O
= 750 mA 60 75
Bias current mA
I
O
= 10 mA 5
(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1 .
TL750M08 ELECTRICAL CHARACTERISTICS
(1)
V
I
= 14 V, I
O
= 300 mA, T
J
= 25°C (unless otherwise noted)
TL750M08
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
7.92 8 8.08
Output voltage V
T
J
= 0°C to 125°C 7.84 8.16
V
I
= 10 V to 17 V, I
O
= 250 mA 12 40
Input voltage regulation mV
V
I
= 9 V to 26 V, I
O
= 250 mA 15 68
Ripple rejection V
I
= 11 V to 21 V, f = 120 Hz 50 55 dB
Output regulation voltage I
O
= 5 mA to 750 mA 24 80 mV
I
O
= 500 mA 0.5
Dropout voltage V
I
O
= 750 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 500 μV
I
O
= 750 mA 60 75
Bias current mA
I
O
= 10 mA 5
(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1 .
4 Submit Documentation Feedback Copyright © 1988–2009, Texas Instruments Incorporated