Datasheet

TL16CP754C, TL16C754C
SLLS644G –DECEMBER 2007– REVISED MAY 2011 www.ti.com
TIMING REQUIREMENTS
T
A
= 0°C to 70°C, V
CC
= 1.8 V to 5 V ±10% (unless otherwise noted)
LIMITS
TEST
PARAMETER 1.8 V 2.5 V 3.3 V 5 V UNIT
CONDITIONS
MIN MAX MIN MAX MIN MAX MIN MAX
t
RES
Reset pulse width 200 200 200 200 ns
ET
C
P
CP Clock period 63 42 32 20 ns
t
3w
Oscillator/Clock speed 16 24 32 48 MHz
t
6s
Address setup time 20 15 10 5 ns
t
6h
Address hold time See Figure 13 and Figure 14 15 10 7 5 ns
t
7w
IOR strobe width See Figure 13 and Figure 14 85 70 50 40 ns
t
9d
Read cycle delay See Figure 14 85 70 60 50 ns
t
12d
Delay from IOR to data See Figure 14 65 50 35 25 ns
t
12h
Data disable time 35 25 20 15 ns
t
13w
IOW strobe width See Figure 13 85 70 50 40 ns
t
15d
Write cycle delay See Figure 13 85 70 60 50 ns
t
16s
Data setup time See Figure 13 40 30 20 15 ns
t
16h
Data hold time See Figure 13 35 25 15 10 ns
t
17d
Delay from IOW to output 50 pF load, See Figure 15 60 40 30 20 ns
Delay to set interrupt from
t
18d
50 pF load, See Figure 15 70 55 45 35 ns
MODEM input
Delay to reset interrupt from
t
19d
50 pF load 80 55 40 30 ns
IOR
t
20d
Delay from stop to set interrupt See Figure 16 1 1 1 1 Baudrate
Delay from IOR to reset
t
21d
50 pF load, See Figure 16 55 45 35 25 ns
interrupt
t
22d
Delay from stop to interrupt See Figure 19 1 1 1 1 Baudrate
Delay from initial IOW reset to
t
23d
See Figure 19 8 24 8 24 8 24 8 24 Baudrate
transmit star
Delay from IOW to reset
t
24d
See Figure 19 75 45 35 25 ns
interrupt
t
25d
Delay from stop to set RXRDY See Figure 17 and Figure 18 1 1 1 1 Baudrate
t
26d
Delay from IOR to reset RXRDY See Figure 17 and Figure 18 1 1 1 1 μs
t
27d
Delay from IOW to set TXRDY See Figure 20 and Figure 21 70 60 50 40 ns
t
28d
Delay from start to reset TXRDY See Figure 20 and Figure 21 16 16 16 16 Baudrate
22 Copyright © 2007–2011, Texas Instruments Incorporated