Datasheet


   
 

SLLS102B − DECEMBER 1990 − REVISED MARCH 1996
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
PARAMETER MEASUREMENT INFORMATION
Active
IOR
(RD RBR)
CLK
Sample
Stop
t
d9
(see Note B)
RXRDY
t
pd7
SIN
(first byte that reaches
the trigger level)
See Note A
NOTES: A. This is the reading of the last byte in the FIFO.
B. When FCR0=1, then t
d9
= 3 RCLK cycles. For a trigger change level interrupt, t
d9
= 8 RCLK
50%
50%50%
Figure 13. Receiver Ready Mode 1 Waveforms
IOW
(WR MCR)
RTS
, DTR
CTS, DSR, DCD
INT0, INT1,
1 INT, 2 INT
IOR
(RD MSR)
RI
t
pd8
t
pd8
t
pd9
t
pd10
t
pd9
t
pd11
50% 50%
50% 50%
50%50%50% 50%
50%
50%
50%
Figure 14. Modem Control Timing Waveforms