Datasheet

t
d13
t
d14
Stop
SampleClock
SIN
(firstbyte)
Active
RD1
(RDRBR)
RXRDY
50%
50%
50%
(seeNote A)
(seeNoteC)
(seeNoteB)
t
d13
(seeNoteC)
(seeNoteB)
s
t
d14
SampleClock
SIN
(firstbytethatreaches
thetriggerlevel)
Active
RD1
(RDRBR)
RXRDY
(seeNote A)
50%
50%50%
TL16C550D , , TL16C550DI
www.ti.com .................................................................................................................................................. SLLS597E – APRIL 2004 – REVISED DECEMBER 2008
PARAMETER MEASUREMENT INFORMATION (continued)
A. The RXRDY signal is applicable only to the PT and PFB packages.
B. This is the reading of the last byte in the FIFO.
C. For a time-out interrupt, t
d13
= 9 RCLKs.
Figure 11. Receiver Ready ( RXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)
A. The RXRDY signal is applicable only to the PT and PFB packages.
B. This is the reading of the last byte in the FIFO.
C. For a time-out interrupt, t
d13
= 9 RCLKs.
Figure 12. Receiver Ready ( RXRDY) Waveforms, FCR0 = 1 and FCR3 = 1 (Mode 1)
Copyright © 2004 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): TL16C550D TL16C550DI