Datasheet
THS8136
www.ti.com
SLES236B –NOVEMBER 2008–REVISED APRIL 2013
ANALOG (DAC) OUTPUTS ELECTRICAL CHARACTERISTICS
over recommended operating conditions, f
CLK
= 180 MHz, use of internal reference voltage V
REF
, R
FS
= R
FS(nom)
,
37.5-Ω load termination (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DAC resolution 10 Bits
Static, best fit, RGB with sync insertion (700 +
-1/1 –2.5/1.5
sync)
INL Integral nonlinearity LSB
Static, best fit, generic mode, 1.2 V output range –1/1
Static, RGB with sync insertion (700 + sync) –0.4/0.4 ±1
DNL Differential nonlinearity LSB
Static, generic mode, 1.2 V output range -0.4/0.4
Power supply ripple rejection ratio of
PSRR f = DC
(1)
38.5 dB
DAC output (full scale)
V
refo
Voltage reference output 1.12 1.16 1.20 V
R
R
V
REF
output resistance 284 Ω
K
IMBAL
Imbalance between DACs
(2)
CLK = 80 MSPS, video mode –2 1.8 2 %
V
OC
DAC output compliance voltage 0.7 1.2 V
Generic DAC mode CLK = 80 MSPS
(3)
18 18.67 19.5
I
FS
mA
RGB with sync insertion enabled CLK = 80 MSPS
(3)
27 28 29.3
t
RDAC
DAC output current rise time CLK = 80 MSPS, 10 to 90% of full scale
(4)
2.8 3.3 3.6 ns
t
FDAC
DAC output current fall time CLK = 80 MSPS, 10 to 90% of full scale
(4)
2.8 3.3 3.6 ns
Measured from CLK = V
IH(min)
to 50% of full-
t
d(A)
Analog output delay 4.5 ns
scale transition
(5)
Measured from 50% of full scale transition on
t
S
Analog output settling time 15 ns
output to output settling, within 2%
(4)
(1) PSRR is measured with a 0.1-µF capacitor between the COMP and AV
DD
pins and with a 0.1-µF capacitor connected between the V
REF
and AV
SS
pins. The ripple amplitude is within the range 100 mVp-p to 500 mVp-p with the DAC output set to full scale and a double-
terminated 75 Ω (= 37.5 Ω) load. PSRR is defined as 20 × log(ripple voltage at DAC output/ripple voltage at AV
DD
input). Limits are from
characterization only.
(2) The imbalance between DACs applies to all possible pairs of the three DACs.
(3) Values at R
FS
= R
FS(nom)
(4) From characterization only. Measured on the AG channel with R
FS
= R
FS(nom)
.
(5) This value excludes the digital process delay, t
D(D)
. Limit are from characterization only.
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: THS8136