Datasheet
R/Cr
Register
ARPr
RCr[9:0]
DAC
G/Y
Register
B/Cb
Register
DAC
DAC
DV
DD
Configuration
Control
SYNC/BLANK
Control
Bandgap
Reference
GY[9:0]
BCb[9:0]
CLK
M1
M2
AGY
ABPb
DV
SS
COMP
VREF
AV
DD
AV
SS
SYNC
BLANK
FSADJ
SYNC_T
Input
Formatter
THS8135
www.ti.com
SLAS343B –MAY 2001–REVISED APRIL 2013
Functional Block Diagram
Table 2. Terminal Functions
TERMINAL
I/O DESCRIPTION
NAME NO.
ABPb 45 O Analog blue or Pb current output, capable of directly driving a double terminated 75-Ω coaxial cable
AGY 41 O Analog green or Y current output, capable of directly driving a double terminated 75-Ω coaxial cable
ARPr 43 O Analog red or Pr current output, capable of directly driving a double terminated 75-Ω coaxial cable
AV
DD
40, 44 I Analog power supply (3.3 V). All AV
DD
pins must be connected.
AV
SS
42, 46 I Analog ground
BCb0-BCb9 10-1 I Blue or Cb pixel data input. Signals with index 0 denote the least significant bits.
Blanking control input, active low. A rising edge on CLK latches BLANK. When asserted, the ARPr,
AGY, and ABPb outputs are driven to the blanking level, irrespective of the value on the data inputs.
SYNC takes precedence over BLANK, so asserting SYNC (low) while BLANK is active (low) results
BLANK 23 I
in sync generation. The amplitude of the DAC outputs during BLANK active are determined by the
color space and input code range configurations of the device. BLANK control is available in both
video and generic DAC modes.
Clock input. A rising edge on CLK latches RCr0-9, GY0-9, BCb0-9, BLANK, SYNC, and SYNC_T.
In video DAC mode, the M1 and M2 inputs are latched by a rising edge on CLK as well but only
CLK 26 I when additional conditions are satisfied as explained in their terminal description. In generic DAC
mode, M1 and M2 are continuously interpreted that is independent of additional conditions, to
determine color space and input data formats. This allows easier configuration.
COMP 39 O Compensation terminal. A 0.1-µF capacitor must be connected between COMP and AV
DD
.
DV
DD
12 I Digital power supply (1.8 V)
Copyright © 2001–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: THS8135