Datasheet

14 15
GY0
GY1
GY2
GY3
GY4
GY5
GY6
GY7
GY8
GY9
CLK
SYNC_T
36
35
34
33
32
31
30
29
28
27
26
25
16
1
2
3
4
5
6
7
8
9
10
11
12
BCb9
BCb8
BCb7
BCb6
BCb5
BCb4
BCb3
BCb2
BCb1
BCb0
DV
SS
DV
DD
17 18 19 20
47 46 45 44 4348 42 40 39 3841
21
22 23 24
37
13
M2 M1 AV
SS
ABPb AV
DD
ARPr AV
SS
AGY AV
DD
COMP FSADJ V
REF
RCr0 RCr1 RCr2 RCr3 RCr4 RCr5 RCr6 RCr7 RCr8 RCr9
BLANK
SYNC
THS8135
SLAS343B –MAY 2001–REVISED APRIL 2013 www.ti.com
The input data format can be either 3x10 bit 4:4:4, 2x10 bit 4:2:2, or 1x10 bit 4:2:2. This enables a direct
interface to a wide range of video DSP/ASICs including parts generating ITU-R.BT656 formatted output data.
However, the THS8135 needs specific input synchronization signals to properly insert a composite sync onto its
outputs as it does not extract embedded SAV/EAV synchronization codes from the ITU-R.BT656 input. Along
with other extra functionality, this feature is available on a derivative device (THS8200).
Table 1. Ordering Information
(1)
PACKAGED DEVICES
(2)
T
A
TQFP-48 PowerPAD™
0°C to 70°C THS8135PHP
(1) For the most current package and ordering information, see the Package Option Addendum at the end
of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
PHP PACKAGE
(TOP VIEW)
2 Submit Documentation Feedback Copyright © 2001–2013, Texas Instruments Incorporated
Product Folder Links: THS8135