Datasheet

THS7303
SLOS479B OCTOBER 2005 REVISED MARCH 2011
www.ti.com
ELECTRICAL CHARACTERISTICS: V
S+
= 5 V (continued)
R
L
= 150 to GND, filter select = 9 MHz, input bias = dc, and SAG pin shorted to the output pin (unless otherwise noted).
TYP OVER TEMPERATURE
PARAMETER TEST CONDITIONS +25°C +25°C 0°C to +70°C 40°C to +85°C UNITS MIN/MAX
DC PERFORMANCE
Output offset voltage Bias = dc 30 90 95 95 mV Max
Average offset voltage drift Bias = dc 20 μV/°C
Bias = dc + 135 mV, V
I
= 0 V 290 235/345 215/360 200/375 mV Min/Max
Bias output voltage
Bias = ac 2.5 2.3/2.7 2.25/2.75 2.25/2.75 V Min/Max
Sync-tip-clamp output voltage Bias = ac STC 300 230/375 215/385 210/390 mV Min/Max
Input bias current Bias = dc, implies I
B
out of the pin 0.6 4 5 5 μA Max
Average bias current drift Bias = dc 10 nA/°C
Bias = ac STC, low bias 1.9 0.6/3.3 0.5/3.5 0.4/3.6 μA Min/Max
Sync-tip-clamp bias current Bias = ac STC, mid bias 6 4.3/8.2 4.1/8.4 4/8.5 μA Min/Max
Bias = ac STC, high bias 8.2 6.2/10.8 6/11 5.9/11.1 μA Min/Max
INPUT CHARACTERISTICS
Input voltage range Bias = dc, limited by output 0/2.4 0/2.35 0/2.3 0/2.3 V Min/Max
Bias = ac bias mode 19 k
Input resistance
Bias = dc, dc + 135 mV, ac STC 3 M
Input capacitance 2 pF
OUTPUT CHARACTERISTICS
R
L
= 150 to +2.5V 4.8 4.4 4.3 4.3 V Min
R
L
= 150 to GND 4.65 4.2 4.1 4.1 V Min
High output voltage swing
R
L
= 75 to +2.5V 4.7 4.3 4.2 4.2 V Min
R
L
= 75 to GND 4.4 4.1 4 4 V Min
R
L
= 150 to +2.5V 0.2 0.34 0.37 0.37 V Max
R
L
= 150 to GND 0.1 0.23 0.26 0.27 V Max
Low output voltage swing
R
L
= 75 to GND 0.35 0.46 0.5 0.5 V Max
R
L
= 75 to GND 0.1 0.23 0.26 0.27 V Max
R
L
= 10 to +2.5V, sourcing 85 60 57 55 mA Min
Output current
R
L
= 10 to +2.5V, sinking 85 60 57 55 mA Min
POWER SUPPLY
Maximum operating voltage 5 5.5 5.5 5.5 V Max
Minimum operating voltage 5 2.6 2.6 2.6 V Min
Maximum quiescent current Per channel V
I
= 200 mV 6.6 7.9 8.1 8.2 mA Max
Minimum quiescent current Per channel V
I
= 200 mV 6.6 5.3 5.1 5 mA Min
Total quiescent current All channels on, V
I
= 200 mV
(3)
18.9 mA
Power-supply rejection
V
S+
= 5.2 V to 4.8 V 66 38 36 36 dB Min
(+PSRR)
DISABLE CHARACTERISTICS
Quiescent current All 3 channels disabled
(4)
0.5 μA
Turn-on time delay (t
ON
) Time reaches 50% of final value after 5 μs
I
2
C control is completed
Turn-on time delay (t
OFF
) 2 μs
DIGITAL CHARACTERISTICS
High-level input voltage xxx 3.5 V Typ
V
IH
Low-level input voltage xx x 1.5 V Typ
V
IL
(3) Due to sharing of internal bias circuitry, the quiescent current (with all channels operating) is less than the single individual channel
quiescent currents added together.
(4) Note that the I
2
C circuitry is still active while in Disable mode. The current shown is while there is no activity with the device I
2
C circuitry.
6 Submit Documentation Feedback Copyright © 20052011, Texas Instruments Incorporated
Product Folder Link(s): THS7303