Datasheet
ELECTRICAL CHARACTERISTICS: V
S
= ± 12V
THS6214
SBOS431 – MAY 2009 .......................................................................................................................................................................................................
www.ti.com
At T
A
= +25 ° C, G
DIFF
= +10V/V with R
L
= 100 Ω differential load, R
ADJ
= 0 Ω , active impedance circuit configuration, and full
bias, unless otherwise noted. Each port is independently tested. Boldface values are 100% tested at +25 ° C.
THS6214IRHF, IPWP
TEST
PARAMETER CONDITIONS MIN TYP MAX UNIT LEVEL
(1)
AC PERFORMANCE
Small-signal bandwidth, – 3dB G
DIFF
= +5V/V , R
F
= 1.5k Ω , V
O
= 2V
PP
160 MHz C
G
DIFF
= +10V/V , R
F
= 1.5k Ω , V
O
= 2V
PP
120 150 MHz B
Over – 40 ° C to +85 ° C temperature range 100 MHz B
0.1dB bandwidth flatness G
DIFF
= +10V/V , R
F
= 1.24k Ω 114 MHz C
Large-signal bandwidth G
DIFF
= +10V/V , R
F
= 1.24k Ω , V
O
= 20V
PP
120 MHz C
Slew rate (10% to 90% level) G
DIFF
= +10V/V, V
O
= 20V step, differential 3200 3800 V/ µ s B
T
A
= – 40 ° C to +85 ° C 3000 V/ µ s B
Rise and fall time G
DIFF
= +10V/V, V
O
= 2V
PP
5 ns C
Harmonic distortion G
DIFF
= +10V/V, V
O
= 2V
PP
, R
L
= 100 Ω differential C
2nd harmonic Full bias, f = 1MHz – 100 -95 dBc B
T
A
= – 40 ° C to +85 ° C -90 dBc B
Low bias, f = 1Mhz – 96 dBc C
3rd harmonic Full bias, f = 1MHz – 89 -85 dBc B
T
A
= – 40 ° C to +85 ° C -80 dBc B
Low bias, f = 1MHz – 85 dBc C
2nd harmonic Full bias, f = 10MHz – 75 -70 dBc B
T
A
= – 40 ° C to +85 ° C -65 dBc B
Low bias, f = 10MHz – 72 dBc C
3rd harmonic Full bias, f = 10MHz – 73 -65 dBc B
T
A
= – 40 ° C to +85 ° C -53 dBc B
Low bias, f = 10MHz – 58 dBc C
Differential input voltage noise f = 1MHz, input-referred 2.7 3.2 nV/ √ Hz B
T
A
= – 40 ° C to +85 ° C 3.5 nV/ √ Hz B
Differential noninverting current
f = 1MHz 1.2 1.4 pA/ √ Hz B
noise
T
A
= – 40 ° C to +85 ° C 1.6 pA/ √ Hz B
Differential inverting current noise f = 1MHz 17 20 pA/ √ Hz B
T
A
= – 40 ° C to +85 ° C 24 pA/ √ Hz B
DC PERFORMANCE
Open-loop transimpedance gain R
L
= 100 Ω 330 700 k Ω A
300 k Ω B
Input offset voltage ± 15 ± 50 mV A
T
A
= – 40 ° C to +85 ° C ± 60 mV B
Input offset voltage drift T
A
= – 40 ° C to +85 ° C ± 155 µ V/ ° C B
Input offset voltage matching Channels 1 to 2 and 3 to 4 only ± 0.5 ± 5 mV A
T
A
= – 40 ° C to +85 ° C ± 7 mV B
Noninverting input bias current ± 1 ± 3.5 µ A A
T
A
= – 40 ° C to +85 ° C ± 5.5 µ A B
Noninverting input bias current drift T
A
= – 40 ° C to +85 ° C ± 30 nA/ ° C B
Inverting input bias current ± 8 ± 45 µ A A
T
A
= – 40 ° C to +85 ° C ± 55 µ A B
Inverting input bias current drift T
A
= – 40 ° C to +85 ° C ± 154 nA/ ° C B
Inverting input bias current matching ± 8 ± 30 µ A A
T
A
= – 40 ° C to +85 ° C ± 40 µ A B
(1) Test levels: (A) 100% tested at +25 ° C. Over-temperature limits set by characterization and simulation. (B) Limits set by characterization
and simulation. (C) Typical value only for information.
4 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): THS6214