Datasheet

www.ti.com
List of Figures
1-1. THS56X1 EVM Block Diagram............................................................................................ 8
1-2. Mating of Connectors on the THS56X1 EVM to the Tektronix HFS9009 Pattern Generator ................... 12
1-3. Mating of Connectors on the THS56X1 EVM to the SMARibbon Cable Adapter ............................... 13
1-4. Mating of Connectors on the C542DSK to the C542 DSKplus...................................................... 14
1-5. Connecting the THS56X1A Outputs to J8 and J9..................................................................... 15
2-1. PWB Layers ................................................................................................................ 18
2-2. Board Layout, Layer 1 .................................................................................................... 18
2-3. Board Layout, Layer 2 .................................................................................................... 19
2-4. Board Layout, Layer 3 .................................................................................................... 19
2-5. Board Layout, Layer 4 .................................................................................................... 20
2-6. Silk Screen ................................................................................................................. 20
3-1. EVM Schematic Diagram................................................................................................. 24
3-2. Reconfiguration Hardware Location..................................................................................... 26
3-3. Direct Connect Jumper Configuration for THS56X1A ................................................................ 28
3-4. Jumper Configuration for Internal Reference Voltage ................................................................ 29
3-5. Jumper Configuration for External Reference ......................................................................... 30
3-6. External Clock Signal ..................................................................................................... 30
List of Tables
1-1. Package Styles Available .................................................................................................. 8
1-2. General ADC Features..................................................................................................... 9
1-3. Possible DACs ............................................................................................................. 15
3-1. Jumper Functions ......................................................................................................... 25
3-2. Analog Voltage Supply Configuration Options......................................................................... 26
3-3. Digital Input Options....................................................................................................... 27
3-4. Shipping Condition of Jumpers W1 Through W9 ..................................................................... 28
3-5. Jumper Configuration for Internal Reference .......................................................................... 28
3-6. Jumper Configuration for External VREF .............................................................................. 29
3-7. Connector Pin and Function Assignments ............................................................................. 32
3-8. J4 and J2 Power Connectors ............................................................................................ 32
3-9. J6, J7, J8, and J9 Analog Output Signal Connectors................................................................. 32
3-10. C542/C54xxDSK/Microprocessor Control Connector................................................................. 32
3-11. J1 Parallel Data Connector............................................................................................... 33
3-12. Function of Connector J5................................................................................................. 33
3
SLAU032C February 2001 Revised April 2011 List of Figures
Submit Documentation Feedback
Copyright © 20012011, Texas Instruments Incorporated