Datasheet
THS4521
THS4522
THS4524
SBOS458F –DECEMBER 2008–REVISED SEPTEMBER 2011
www.ti.com
ELECTRICAL CHARACTERISTICS: V
S+
– V
S–
= 5 V (continued)
At V
S+
= +5 V, V
S–
= 0 V, V
OCM
= open, V
OUT
= 2 V
PP
(differential), R
F
= 1 kΩ, R
L
= 1 kΩ differential, G = 1 V/V, single-ended
input, differential output, input and output referenced to midsupply, unless otherwise noted.
THS4521, THS4522, THS4524
TEST
PARAMETER CONDITIONS MIN TYP MAX UNIT LEVEL
(1)
Input Offset Current T
A
= +25°C ±30 ±180 nA B
T
A
= –40°C to +85°C ±30 ±215 nA B
Input offset current drift
(4)
T
A
= –40°C to +85°C ±100 ±600 pA/°C B
INPUT
Common-Mode Input Voltage Low T
A
= +25°C –0.2 –0.1 V A
T
A
= –40°C to +85°C –0.1 0 V B
Common-Mode Input Voltage High T
A
= +25°C 3.6 3.7 V A
T
A
= –40°C to +85°C 3.5 3.6 V B
Common-Mode Rejection Ratio (CMRR) 80 102 dB A
Input Impedance 100∥0.7 kΩ∥pF C
OUTPUT
Output Voltage Low T
A
= +25°C 0.10 0.15 V A
T
A
= –40°C to +85°C 0.115 0.2 V B
Output Voltage High T
A
= +25°C 4.7 4.75 V A
T
A
= –40°C to +85°C 4.65 4.7 V B
Output Current Drive (for linear operation) R
L
= 50 Ω ±55 mA C
POWER SUPPLY
Specified Operating Voltage 2.5 5.5 V B
Quiescent Operating Current, per channel T
A
= +25°C 0.95 1.14 1.25 mA A
T
A
= –40°C to +85°C 0.9 1.15 1.3 mA B
Power-Supply Rejection Ratio (±PSRR) 80 100 dB A
POWER DOWN
Enable Voltage Threshold Ensured on above 2.1 V 1.6 2.1 V A
Disable Voltage Threshold Ensured off below 0.7 V 0.7 1.6 V A
Disable Pin Bias Current 1 μA C
Power Down Quiescent Current 20 μA C
Time to V
OUT
= 90% of final value,
Turn-On Time Delay 70 ns B
V
IN
= 2 V, R
L
= 200 Ω
Time to V
OUT
= 10% of original value,
Turn-Off Time Delay 60 ns B
V
IN
= 2 V, R
L
= 200 Ω
V
OCM
VOLTAGE CONTROL
Small-Signal Bandwidth 23 MHz C
Slew Rate 55 V/μs C
Gain 0.98 0.99 1.02 V/V A
Measured at V
OUT
with V
OCM
input driven,
Common-Mode Offset Voltage from V
OCM
Input ±5 ±9 mV B
V
OCM
= 2.5V ±1 V
Input Bias Current V
OCM
= 2.5V ±1 V ±20 ±25 μA B
V
OCM
Voltage Range 1 0.8 to 4.2 4 V A
Input Impedance 46∥1.5 kΩ∥pF C
Default Output Common-Mode Voltage Offset from
Measured at V
OUT
with V
OCM
input open ±1 ±5 mV A
(V
S+
– V
S–
)/2
THERMAL CHARACTERISTICS
Specified Operating Range All Packages –40 +85 °C C
Thermal Resistance, θ
JA
Junction-to-ambient
THS4521 D SO-8 194 °C/W C
DGK MSOP-8 269 °C/W C
THS4522 PW TSSOP-16 116 °C/W C
THS4524 DBT TSSOP-38 81 °C/W C
(4) Input Offset Voltage Drift, Input Bias Current Drift, and Input Offset Current Drift are average values calculated by taking data at –40°C
and +85°C, computing the difference, and dividing by 125.
6 Submit Documentation Feedback Copyright © 2008–2011, Texas Instruments Incorporated
Product Folder Link(s): THS4521 THS4522 THS4524