Datasheet

THS3202
SLOS242F SEPTEMBER 2002REVISED JANUARY 2010
www.ti.com
ELECTRICAL CHARACTERISTICS: V
S
= 15 V
V
S
= 15 V: R
F
= 500 , R
L
= 100 , and G = +2, unless otherwise noted.
THS3202
TYP OVER TEMPERATURE
0°C to –40°C to MIN/TYP/
PARAMETER TEST CONDITIONS +25°C +25°C +70°C +85°C UNITS MAX
AC PERFORMANCE
G = +1, R
F
= 550 2000 MHz Typ
G = +2, R
F
= 550 1100 MHz Typ
Small-signal bandwidth, –3 dB
(V
O
= 100 mV
PP
)
G = +5, R
F
= 300 850 MHz Typ
G = +10, R
F
= 200 750 MHz Typ
Bandwidth for 0.1-dB flatness G = +2, V
O
= 100 mV
PP
, R
F
= 536 500 MHz Typ
Large-signal bandwidth G = +2, V
O
= 4 V
PP
, R
F
= 536 1000 MHz Typ
G = +5, 5-V step 7500 V/µs Typ
Slew rate (25% to 75% level)
G = +2, 10-V step 9000 V/µs Typ
Rise and fall time G = +2, V
O
= 10-V step 0.45 ns Typ
Settling time to 0.1% G = –2, V
O
= 2-V step 23 ns Typ
Settling time to 0.01% G = –2, V
O
= 2-V step 112 ns Typ
Input voltage noise f > 10 MHz 1.65 nV/Hz Typ
Input current noise (noninverting) f > 10 MHz 13.4 pA/Hz Typ
Input current noise (inverting) f > 10 MHz 20 pA/Hz Typ
Crosstalk G = +2, f = 100 MHz –60 dB Typ
Differential gain (NTSC, PAL) G = +2, R
L
= 150 0.004 % Typ
Differential phase (NTSC, PAL) G = +2, R
L
= 150 0.006 Degrees Typ
DC PERFORMANCE
Open-loop transimpedance gain V
O
= 6.5 V to 8.5 V, R
L
= 1 k 300 200 140 120 k Min
Input offset voltage V
CM
= 7.5 V ±1.3 ±4 ±4.8 ±5 mV Max
Average offset voltage drift V
CM
= 7.5 V ±10 ±13 µV/°C Typ
Input bias current (inverting) V
CM
= 7.5 V ±16 ±60 ±80 ±85 µA Max
Average bias current drift (–) V
CM
= 7.5 V ±300 ±400 nA/°C Typ
Input bias current (noninverting) V
CM
= 7.5 V ±14 ±35 ±45 ±50 µA Max
Average bias current drift (+) V
CM
= 7.5 V ±300 ±400 nA/°C Typ
INPUT
2.4 to 2.5 to 2.5 to 2.5 to
Common-mode input range V Min
12.6 12.5 12.5 12.5
Common-mode rejection ratio V
CM
= 5 V to 10 V 69 60 58 58 dB Min
Noninverting 780 k Typ
Input resistance
Inverting 11 Typ
Input capacitance Noninverting 1 pF Typ
OUTPUT
1.5 to 1.6 to 1.7 to 1.7 to
R
L
= 1 k V Min
13.5 13.4 13.3 13.3
Voltage output swing
1.7 to 1.8 to 2.0 to 2.0 to
R
L
= 100 V Min
13.3 13.2 13.0 13.0
Current output, sourcing R
L
= 20 120 105 100 100 mA Min
Current output, sinking R
L
= 20 115 95 90 90 mA Min
Closed-loop output impedance G = +1, f = 1 MHz 0.01 Typ
POWER SUPPLY
Maximum quiescent current/channel Per amplifier 15 18 21 21 mA Max
Power-supply rejection (+PSRR) V
S+
= 14.50 V to 15.50 V 69 63 60 60 dB Min
Power-supply rejection (–PSRR) V
S–
= –0.5 V to +0.5 V 65 58 55 55 dB Min
6 Submit Documentation Feedback Copyright © 2002–2010, Texas Instruments Incorporated
Product Folder Link(s): THS3202