Datasheet

PDO
QE(0-23), QO(0-23),
ODCK, DE, CTL(2-3),
HSYNC, VSYNC
t
pd(PDOL)
V
IL
PD
DFO, ST, PIXS, STAG,
Rx(0-2)+, Rx(0-2)-,
OCK_INV
V
IH
t
p(PDH-V)
t
wL(PDL_MIN)
PD
V
IL
t
ccs
50%
50%
TX2
TX1
TX0
t
t(HSC)
t
t(FSC)
DE
SCDT
t
DEL
t
DEH
DE
TFP401A-EP
SLDS160A –MARCH 2009– REVISED JULY 2011 www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 8. Delay from PDO Low to Hi-Z Outputs
Figure 9. Delay from PD Low to High Before Inputs are Active
Figure 10. Minimum Time PD Low
Figure 11. Analog Input Channel-to-Channel Skew
Figure 12. Time Between DE Transitions to SCDT Low and SCDT High
Figure 13. Minimum DE Low and Maximum DE High
10 Copyright © 2009–2011, Texas Instruments Incorporated