Datasheet
Table Of Contents
- FEATURES
- DESCRIPTION/ORDERING INFORMATION
- DESCRIPTION/ORDERING INFORMATION (CONTINUED)
- ABSOLUTE MAXIMUM RATINGS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- I2C INTERFACE TIMING REQUIREMENTS
- RESET TIMING REQUIREMENTS
- SWITCHING CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- PARAMETER MEASUREMENT INFORMATION
- APPLICATION INFORMATION
- REVISION HISTORY
29
I/O Port
Shift
Register
24 Bits
Input
Filter
30
Power-On
Reset
Read Pulse
Write Pulse
26
27
25
GND
V
CCP
SDA
SCL
ADDR
I C Bus
Control
2
RESET
28
INT
Interrupt
Logic
LP Filter
32
V
CCI
31
P27
P17–P10
P07–P00
–P20
TCA6424A
SCPS193B –JULY 2010–REVISED SEPTEMBER 2010
www.ti.com
Table 2. Voltage Translation
V
CCI
(SDA AND SCL OF I
2
C MASTER) V
CCP
(P PORT)
(V) (V)
1.8 1.8
1.8 2.5
1.8 3.3
1.8 5
2.5 1.8
2.5 2.5
2.5 3.3
2.5 5
3.3 1.8
3.3 2.5
3.3 3.3
3.3 5
5 1.8
5 2.5
5 3.3
5 5
LOGIC DIAGRAM (POSITIVE LOGIC)
A. All I/Os are set to inputs at reset.
B. Pin numbers shown are for the RGJ package.
4 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TCA6424A